summaryrefslogtreecommitdiff
path: root/openpicc/os/boot/Cstartup_SAM7.c
diff options
context:
space:
mode:
authorhenryk <henryk@6dc7ffe9-61d6-0310-9af1-9938baff3ed1>2007-11-21 04:45:15 +0000
committerhenryk <henryk@6dc7ffe9-61d6-0310-9af1-9938baff3ed1>2007-11-21 04:45:15 +0000
commit616746c2e01a0425a9fc62d24153d88079f0daac (patch)
tree8eb82b0af16890ab4bd249d7091f655a976dbfc9 /openpicc/os/boot/Cstartup_SAM7.c
parent5cc0ed498f99d3b23c6f1b87a9a2fdcbb05dd1a9 (diff)
Commit status quo: Start adding iso 14443 layer 3a code
Currently working on fiq for pio data change to reset tc0 via swtrg git-svn-id: https://svn.openpcd.org:2342/trunk@336 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
Diffstat (limited to 'openpicc/os/boot/Cstartup_SAM7.c')
-rw-r--r--openpicc/os/boot/Cstartup_SAM7.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/openpicc/os/boot/Cstartup_SAM7.c b/openpicc/os/boot/Cstartup_SAM7.c
index 72c9917..fdcafd3 100644
--- a/openpicc/os/boot/Cstartup_SAM7.c
+++ b/openpicc/os/boot/Cstartup_SAM7.c
@@ -26,6 +26,7 @@
//*----------------------------------------------------------------------------
void AT91F_LowLevelInit (void)
{
+ char i=0;
AT91PS_PMC pPMC = AT91C_BASE_PMC;
//* Set flash wait state
@@ -65,4 +66,9 @@ void AT91F_LowLevelInit (void)
pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK;
while (!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
+
+ /* Copy IRQ vector table to RAM */
+ for(i=0; i<0x24; i++) *((char*)(0x00200000)+i) = *((char*)(0x00100000)+i);
+ /* Perform remap FIXME doesn't work*/
+ // AT91C_BASE_MC->MC_RCR = AT91C_MC_RCB;
}
personal git repositories of Harald Welte. Your mileage may vary