summaryrefslogtreecommitdiff
path: root/openpicc/config
Commit message (Collapse)AuthorAgeFilesLines
* Add new hardware revision, make it the defaulthenryk2008-03-182-1/+13
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@471 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Port over the differential miller decoder from the sniffonly host toolhenryk2008-03-052-0/+9
| | | | | | | | Move clock switch to its own header file Specify default (and for non-clock switching capable hardware: single) clock source in hardware definitions git-svn-id: https://svn.openpcd.org:2342/trunk@443 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add information about new hardware patchlevelhenryk2008-02-292-3/+19
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@433 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Framework to support run-time hardware selection. Future hardware releases ↵henryk2008-02-112-16/+65
| | | | | | | | | should be changed to be boot-time detectable (e.g. using the yet unused AD inputs) so that one image can be used for all releases git-svn-id: https://svn.openpcd.org:2342/trunk@411 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Use finer grained #ifdef's for the new board's featureshenryk2007-12-211-0/+4
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@400 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add SSC_DATA_GATE supporthenryk2007-12-201-3/+1
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@399 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* New hardware versionhenryk2007-12-191-0/+17
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@398 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Several modifications to enable spinning until the correct phase is reached ↵henryk2007-12-111-4/+4
| | | | | | | | | in tc_fdt (thereby taking the phase information from tc_fdt, resetting the phase in tc_cdiv) Still too much jitter (some bug in this code?) git-svn-id: https://svn.openpcd.org:2342/trunk@383 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add (#ifdef'ed out) code to measure critical section timing with an LEDhenryk2007-12-041-0/+3
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@370 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Disbale tracing again. Maybe that's giving less delay?henryk2007-12-031-1/+1
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@368 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Fix SSC TX registers (especially the clock source selection), peripheral ↵henryk2007-11-291-0/+1
| | | | | | | | | configuration in ssc_tx_init Implement software (FIQ based) workaround for the problem that TF seemingly cannot be used as a start condition git-svn-id: https://svn.openpcd.org:2342/trunk@360 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Restructure irq handling for setting tc_fdt (works now) and to get most iso ↵henryk2007-11-261-1/+1
| | | | | | | | | specific stuff out of ssc_picc Add ssc tx code (doesn't work yet) git-svn-id: https://svn.openpcd.org:2342/trunk@355 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add load modulation and encoding/decoding code from haraldhenryk2007-11-241-0/+3
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@351 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* new linker file with vector table reservedmeri2007-11-211-3/+8
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@343 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Fix hex vs. dechenryk2007-11-211-1/+1
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@342 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Revert to revision 336henryk2007-11-211-25/+27
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@340 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* fixed updated linker filemeri2007-11-211-20/+25
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@339 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* fixed updated linker filemeri2007-11-211-1/+4
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@338 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* updated linker filemeri2007-11-211-16/+6
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@337 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Commit status quo: Start adding iso 14443 layer 3a codehenryk2007-11-212-1/+4
| | | | | | | Currently working on fiq for pio data change to reset tc0 via swtrg git-svn-id: https://svn.openpcd.org:2342/trunk@336 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Slight progress, still: enabling tc_fdt crashes the processor after some bitshenryk2007-11-131-0/+1
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@326 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Get tc_cdiv working (presumably, need to check on the oscilloscope)henryk2007-11-131-0/+7
| | | | | | | Add adc code to read the field strength git-svn-id: https://svn.openpcd.org:2342/trunk@325 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add code modules for tc_fdt, tc_cdiv_sync, tc_cdiv, ssc_picchenryk2007-11-111-0/+13
| | | | | | | | Almost all of these have not been checked yet, I just copied them over and hot-fixed compile time errors F.e. all ssc usb code has been removed git-svn-id: https://svn.openpcd.org:2342/trunk@323 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Add pio_irq and pll codehenryk2007-11-111-0/+1
| | | | | | | (and a dummy dbgu.h) git-svn-id: https://svn.openpcd.org:2342/trunk@322 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Revert 313 and 315 again, I'm too stupid to get DFU working, focus on the ↵henryk2007-11-111-19/+0
| | | | | | application code first git-svn-id: https://svn.openpcd.org:2342/trunk@316 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Start working at dfu by copying from main openpcd repository (with ↵henryk2007-11-071-0/+19
| | | | | | modifications), doesn't boot application yet git-svn-id: https://svn.openpcd.org:2342/trunk@315 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* DA code to set the comparator thresholdhenryk2007-11-071-3/+5
| | | | git-svn-id: https://svn.openpcd.org:2342/trunk@312 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
* Initial import of FreeRTOS code for OpenPICChenryk2007-11-063-0/+213
git-svn-id: https://svn.openpcd.org:2342/trunk@311 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
personal git repositories of Harald Welte. Your mileage may vary