## ARM Instruction Set Quick Reference Card

| Single data it | loads and stores | § | Assembler | Action if <op> is LDR | Action if <op> is STR | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load or store word, byte or halfword | Immediate offset <br> Post-indexed, immediate <br> Register offset <br> Post-indexed, register <br> PC-relative |  | ```<op>{size}{T} Rd, [Rn {, #<offset>}]{!} <op>{size}{T} Rd, [Rn], #<offset> <op>{size} Rd, [Rn, +/-Rm {, <opsh>}]{!} <op>{size}{T} Rd, [Rn], +/-Rm {, <opsh>} <op>{size} Rd, <label>``` | $\begin{aligned} & \text { Rd }:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=[\text { label, size }] \end{aligned}$ | [address, size] := Rd <br> [address, size] := Rd <br> [address, size] := Rd <br> [address, size] := Rd <br> Not available | $\begin{gathered} 1, \mathrm{~N} \\ 2 \\ 3, \mathrm{~N} \\ 4 \\ 5, \mathrm{~N} \end{gathered}$ |
| Load or store doubleword | Immediate offset <br> Post-indexed, immediate <br> Register offset <br> Post-indexed, register <br> PC-relative | $\begin{array}{\|l\|l} \hline 5 \mathrm{E}^{*} \\ 5 \mathrm{E}^{*} \\ 5 \mathrm{E}^{*} \\ 5 \mathrm{E}^{*} \\ 5 \mathrm{E}^{*} \\ \hline \end{array}$ | ```<op>D Rd1, Rd2, [Rn {, #<offset>}]{!} <op>D Rd1, Rd2, [Rn], #<offset> <op>D Rd1, Rd2, [Rn, +/-Rm {, <opsh>}]{!} <op>D Rd1, Rd2, [Rn], +/-Rm {, <opsh>} <op>D Rd1, Rd2, <label>``` | $\begin{aligned} & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd } 1:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd1 }:=\text { [label], Rd2 }:=[\text { label + 4] } \end{aligned}$ | $\begin{aligned} & {[\text { [address] }:=\text { Rd1, [address }+4]:=\text { Rd2 }} \\ & \text { [address] }:=\text { Rd1, [address }+4]:=\text { Rd2 } \\ & \text { [address] }:=\text { Rd1, [address }+4]:=\text { Rd2 } \\ & \text { [address] }:=\text { Rd1, [address }+4]:=\text { Rd2 } \\ & \text { Not available } \end{aligned}$ | $\begin{aligned} & 6,9 \\ & 6,9 \\ & 7,9 \\ & 7,9 \\ & 8,9 \end{aligned}$ |


| Other memory o | erations | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load multiple | Block data load return (and exchange) and restore CPSR User mode registers |  | ```LDM{IA\|IB|DA|DB} Rn{!}, <reglist-PC> LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC> LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC>^ LDM{IA|IB|DA|DB} Rn, <reglist-PC>^``` | Load list of registers from [Rn] <br> Load registers, $\mathrm{PC}:=$ [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1 ) Load registers, branch (§ 5T: and exchange), CPSR := SPSR. Exception modes only. Load list of User mode registers from [Rn]. Privileged modes only. | $\begin{gathered} \hline \mathrm{N}, \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ |
| Pop |  |  | POP <reglist> | Canonical form of LDM SP!, <reglist> | N |
| Load exclusive | Semaphore operation <br> Halfword or Byte <br> Doubleword | $\begin{gathered} 6 \\ \mathrm{~T} 2 \\ \mathrm{~T} 2 \end{gathered}$ | $\begin{aligned} & \text { LDREX Rd, [Rn] } \\ & \text { LDREX }\{\mathrm{H} \mid \mathrm{B}\} \mathrm{Rd}, \quad[\mathrm{Rn}] \\ & \text { LDREXD Rd1, Rd2, [Rn] } \end{aligned}$ | Rd := [Rn], tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC. <br> $\operatorname{Rd}[15: 0]:=[\mathrm{Rn}]$ or $\operatorname{Rd}[7: 0]:=[\mathrm{Rn}]$, tag address as exclusive access. <br> Outstanding tag set if not shared address. Rd, Rn not PC. <br> $\mathrm{Rd} 1:=[\mathrm{Rn}], \mathrm{Rd} 2:=[\mathrm{Rn}+4]$, tag addresses as exclusive access Outstanding tags set if not shared addresses. Rd1, Rd2, Rn not PC. | 9 |
| Store multiple | Push, or Block data store User mode registers |  | STM\{IA\|IB|DA|DB\} Rn\{!\}, <reglist> <br> STM\{IA\|IB|DA|DB\} Rn\{!\}, <reglist>^ | Store list of registers to [Rn] <br> Store list of User mode registers to [Rn]. Privileged modes only. | $\begin{gathered} \mathrm{N}, \mathrm{I} \\ \mathrm{I} \end{gathered}$ |
| Push |  |  | PUSH <reglist> | Canonical form of STMDB SP!, <reglist> | N |
| Store exclusive | Semaphore operation Halfword or Byte Doubleword | $\begin{gathered} 6 \\ \text { T2 } \\ \text { T2 } \end{gathered}$ | STREX Rd, Rm, [Rn] STREX\{H\|B\} Rd, Rm, [Rn] STREXD Rd, Rm1, Rm2, [Rn] | If allowed, $[\mathrm{Rn}]:=\mathrm{Rm}$, clear exclusive tag, $\mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$. Rd, Rm, Rn not PC. If allowed, $[\mathrm{Rn}]:=\operatorname{Rm}[15: 0]$ or $[\mathrm{Rn}]:=\operatorname{Rm}[7: 0]$, clear exclusive tag, $\mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$ $\mathrm{Rd}, \mathrm{Rm}, \mathrm{Rn}$ not PC. <br> If allowed, $[\mathrm{Rn}]:=\mathrm{Rm} 1,[\mathrm{Rn}+4]:=\mathrm{Rm} 2$, clear exclusive tags, $\mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$ $\mathrm{Rd}, \mathrm{Rm} 1, \mathrm{Rm} 2$, Rn not PC. | 9 |
| Clear exclusive |  | T2 | CLREX | Clear local processor exclusive tag | C |
| Preload word, byte or halfword | Immediate offset <br> Register offset PC-relative | $\begin{array}{\|l\|} \hline 5 \mathrm{TE} \\ 5 \mathrm{TE} \\ 5 \mathrm{TE} \\ \hline \end{array}$ | PLD [Rn \{, \#<offset>\}] PLD [Rn, +/-Rm \{, <opsh>\}] PLD <label> | Preload [address, 32] Preload [address, 32] Preload [label, 32] | $\begin{aligned} & \hline 1, \mathrm{C} \\ & 3, \mathrm{C} \\ & 5, \mathrm{C} \end{aligned}$ |


| Availability and range of options for Load, Store, and Preload operations |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Note | ARM Word, B, D | ARM SB, H, SH | ARM T, BT | Thumb-2 Word, B, SB, H, SH, D | Thumb-2 T, BT, SBT, HT, SHT |
| 1 | offset: - 4095 to +4095 | offset: -255 to +255 | Not available | offset: -255 to +255 if writeback, -255 to +4095 otherwise | offset: 0 to +255 , writeback not allowed |
| 2 | offset: - 4095 to +4095 | offset: -255 to +255 | offset: - 4095 to +4095 | offset: -255 to +255 | Not available |
| 3 | Full range of $\{$, <opsh>\} | \{, <opsh>\} not allowed | Not available | <opsh> restricted to LSL \#<sh>, <sh> range 0 to 3 | Not available |
| 4 | Full range of $\{$, <opsh>\} | \{, <opsh>\} not allowed | Full range of $\{$, <opsh>\} | Not available | Not available |
| 5 | label within +/- 4092 of current instruction | Not available | Not available | label within +/- 4092 of current instruction | Not available |
| 6 | offset: -255 to +255 | - | - | offset: -1020 to +1020 , must be multiple of 4 . | - |
| 7 | \{, <opsh>\} not allowed | - | - | Not available | - |
| 8 | label within +/- 252 of current instruction | - | - | Not available | - |
| 9 | Rd1 even, and not r14, Rd2 $==\mathrm{Rd} 1+1$. |  |  | Rd1 != PC, Rd2 != PC |  |

## ARM Instruction Set

 Quick Reference Card
## Coprocessor operations

## Data operations

Alternative data operations
Move to ARM register from coprocessor Alternative move
Two ARM register move
Alternative two ARM register move
Move to coproc from ARM reg
Alternative move
Two ARM register move
Alternative two ARM register move
Loads and stores, pre-indexed
Alternative loads and stores, pre-indexed
Loads and stores, zero offset
Alternative loads and stores, zero offset
Loads and stores, post-indexed
Alternative loads and stores, post-indexed

|  | Action | N |
| :--- | :--- | :--- | :--- |
|  | Coprocessor defined <br> Coprocessor defined <br> Coprocessor defined <br> Coprocessor defined <br> Coprocessor defined |  |
| Coprocessor defined |  |  |,


| Miscellaneous operations |  | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Swap word Swap byte |  |  | SWP Rd, Rm, [Rn] <br> SWPB Rd, Rm, [Rn] | $\begin{aligned} & \operatorname{temp}:=[\operatorname{Rn}],[\operatorname{Rn}]:=\operatorname{Rm}, \operatorname{Rd}:=\text { temp. } \\ & \text { temp }:=\operatorname{ZeroExtend}([\operatorname{Rn}][7: 0]),[\operatorname{Rn}][7: 0]:=\operatorname{Rm}[7: 0], \operatorname{Rd}:=\text { temp } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \end{aligned}$ |
| Store return state <br> Return from exception <br> Breakpoint <br> Secure Monitor Interrupt Software interrupt |  | $\begin{aligned} & \hline 6 \\ & 6 \\ & 5 \\ & \mathrm{Z} \end{aligned}$ | ```SRS{IA\|IB|DA|DB} SP{!}, #<p_mode> RFE{IA|IB|DA|DB} Rn{!} BKPT <imm16> SMI <imm16> SWI <imm24>``` | $\begin{aligned} & {[\mathrm{SPm}]:=\mathrm{LR},[\mathrm{SPm}+4]:=\mathrm{CPSR}} \\ & \mathrm{PC}:=[\mathrm{Rn}], \mathrm{CPSR}:=[\mathrm{Rn}+4] \end{aligned}$ <br> Prefetch abort or enter debug state. 16-bit bitfield encoded in instruction. Secure Monitor interrupt exception. 16-bit bitfield encoded in instruction. Software interrupt exception. 24-bit bitfield encoded in instruction. | C, I <br> C, I <br> C, N <br> N |
| No operation |  | 6 | NOP | None, might not even consume any time. | N |
| Hints | Set event <br> Wait for event <br> Wait for interrupt <br> Yield | T2 | SEV <br> WFE <br> WFI <br> YIELD | Signal event in multiprocessor system. NOP if not implemented. <br> Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. Yield control to alternative thread. NOP if not implemented. | $\begin{aligned} & \hline \mathrm{N} \\ & \mathrm{~N} \\ & \mathrm{~N} \\ & \mathrm{~N} \end{aligned}$ |


| Notes |  |  |  |
| :--- | :--- | :--- | :--- |
| N | Some or all forms of this instruction are 16-bit (Narrow) instructions in Thumb-2 code. For details see the Thumb 16-bit Instruction Set (UAL) Quick Reference Card. |  |  |
| $\mathbf{U}$ | This instruction is not allowed in an IT block. Condition codes are not allowed for this instruction in either ARM or Thumb state. |  |  |
| Q | This instruction sets the Q flag if saturation (addition or substraction) or overflow (multiplication) occurs. The Q flag is read and reset using MRS and MSR. |  |  |
| G | This instruction updates the four GE flags in the CPSR based on the results of the individual operations. |  |  |
| A | This instruction is not available in Thumb state. | $\mathbf{T}$ | This instruction is not available in ARM state. |
| S | The S modifier is not available in the Thumb-2 instruction. | I | IA is the default, and is normally omitted. |
| C | Condition codes are not allowed for this instruction in ARM state. | B | This instruction can be conditional in Thumb state without having to be in an IT block. |
| D | Deprecated. Use LDREX and STREX instead. | P | Rn can be the PC in Thumb state in this instruction. |

## ARM Instruction Set

## Quick Reference Card

| ARM architecture versions |  |
| :--- | :--- |
| $n$ | ARM architecture version $n$ and above |
| $n \mathrm{~T}, n \mathrm{~J}$ | T or J variants of ARM architecture version $n$ and above. |
| M | ARM v3M, and 4 and above, except xM variants |
| 5 E | ARM v5E, and 6 and above |
| $5 \mathrm{E}^{*}$ | ARM v6 and above, and 5E except xP variants |
| T 2 | All Thumb-2 versions of ARM v6 and above |
| Z | All Security extension versions of ARMv6 and above |
| XS | XScale coprocessor instruction |

## Flexible Operand 2

| Immediate value | \#<imm8m> |
| :--- | :--- |
| Register, optionally shifted by constant (see below) | Rm \{, <opsh>\} |
| Register, logical shift left by register | Rm, LSL Rs |
| Register, logical shift right by register | Rm, LSR Rs |
| Register, arithmetic shift right by register | Rm, ASR Rs |
| Register, rotate right by register | Rm, ROR Rs |


| Register, optionally shifted by constant |  |  |  |
| :--- | :--- | :--- | :---: |
| (No shift) | Rm | Same as Rm, LSL \#0 |  |
| Logical shift left | Rm, LSL \#<shift> | Allowed shifts 0-31 |  |
| Logical shift right | Rm, LSR \#<shift> | Allowed shifts 1-32 |  |
| Arithmetic shift right | Rm, ASR \#<shift> | Allowed shifts 1-32 |  |
| Rotate right | Rm, ROR \#<shift> | Allowed shifts 1-31 |  |
| Rotate right with extend | Rm, RRX |  |  |


| PSR fields | (use at least one suffix) |  |  |
| :---: | :--- | :--- | :---: |
| Suffix | Meaning |  |  |
| c | Control field mask byte | PSR[7:0] |  |
| f | Flags field mask byte | PSR[31:24] |  |
| s | Status field mask byte | PSR[23:16] |  |
| x | Extension field mask byte | PSR[15:8] |  |

## Proprietary Notice

Words and logos marked with ${ }^{\circledR}$ or ${ }^{\mathrm{TM}}$ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.
Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.
The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.
This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

| Condition Field |  |  |
| :---: | :--- | :--- |
| Mnemonic | Description | Description (VFP) |
| EQ | Equal | Equal |
| NE | Not equal | Not equal, or unordered |
| CS / HS | Carry Set / Unsigned higher or same | Greater than or equal, or unordered |
| CC / LO | Carry Clear / Unsigned lower | Less than |
| MI | Negative | Less than |
| PL | Positive or zero | Greater than or equal, or unordered |
| VS | Overflow | Unordered (at least one NaN operand) |
| VC | No overflow | Not unordered |
| HI | Unsigned higher | Greater than, or unordered |
| LS | Unsigned lower or same | Less than or equal |
| GE | Signed greater than or equal | Greater than or equal |
| LT | Signed less than | Less than, or unordered |
| GT | Signed greater than | Greater than |
| LE | Signed less than or equal | Less than or equal, or unordered |
| AL | Always (normally omitted) | Always (normally omitted) |

All ARM instructions (except those with Note C or Note U) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.
All Thumb-2 instructions (except those with Note U) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.
On processors without Thumb-2, the only Thumb instruction that can have a condition code is B <label>

| Processor Modes |  |
| :---: | :--- |
| 16 | User |
| 17 | FIQ Fast Interrupt |
| 18 | IRQ Interrupt |
| 19 | Supervisor |
| 23 | Abort |
| 27 | Undefined |
| 31 | System |


| Prefixes for Parallel Instructions |  |
| :--- | :--- |
| S | Signed arithmetic modulo $2^{8}$ or $2^{16}$, sets CPSR GE bits |
| Q | Signed saturating arithmetic |
| SH | Signed arithmetic, halving results |
| U | Unsigned arithmetic modulo $2^{8}$ or $2^{16}$, sets CPSR GE bits |
| UQ | Unsigned saturating arithmetic |
| UH | Unsigned arithmetic, halving results |

## Document Number

ARM QRC 0001I

## Change Log

Issue
Issue
A
C
E
G
I
K

Date
Date June 1995 Nov 1998 Oct 2000 an 2003
Dec 2004
March 2006

Change
First Release Third Release Third Release Fifth Release Seventh Release Ninth Rele

| Issue | Date | Change |
| :--- | :--- | :--- |
| B | Sept 1996 | Second Release |
| D | Oct 1999 | Fourth Release |
| F | Sept 2001 | Sixth Release |
| H | Oct 2003 | Eighth Release |
| J | May 2005 | RVCT 2.2 SP1 |

