1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
/* SimTrace TC (Timer / Clock) support code
* (C) 2006 by Harald Welte <hwelte@hmw-consulting.de>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
*/
#include <lib_AT91SAM7.h>
#include <AT91SAM7.h>
#include <os/dbgu.h>
#include "../openpcd.h"
static AT91PS_TCB tcb;
static AT91PS_TC tcetu = AT91C_BASE_TC0;
static u_int16_t waiting_time = 9600;
static u_int16_t clocks_per_etu = 372;
static u_int16_t wait_events;
static __ramfunc void tc_etu_irq(void)
{
u_int32_t sr = tcetu->TC_SR;
static u_int16_t nr_events;
if (sr & AT91C_TC_ETRGS) {
/* external trigger, i.e. we have seen a bit on I/O */
//DEBUGPCR("tE");
nr_events = 0;
/* Make sure we don't accept any additional external trigger */
/* Enabling the line below will cause race conditions. We
* thus re-trigger at all zero-bits in the byte and thus wait
* up to 12 etu longer than required */
//tcetu->TC_CMR &= ~AT91C_TC_ENETRG;
}
if (sr & AT91C_TC_CPCS) {
/* Compare C event has occurred, i.e. 1 etu expired */
//DEBUGPCR("tC");
nr_events++;
if (nr_events >= wait_events) {
/* enable external triggers again to catch start bit */
tcetu->TC_CMR |= AT91C_TC_ENETRG;
/* disable and re-enable clock to make it stop */
tcetu->TC_CCR = AT91C_TC_CLKDIS;
tcetu->TC_CCR = AT91C_TC_CLKEN;
//DEBUGPCR("%u", nr_events);
/* Indicate that the waiting time has expired */
iso7816_wtime_expired();
}
}
}
static void recalc_nr_events(void)
{
wait_events = waiting_time/12;
/* clocks_per_etu * 12 equals 'sbit + 8 data bits + parity + 2 stop bits */
tcetu->TC_RC = clocks_per_etu * 12;
}
void tc_etu_set_wtime(u_int16_t wtime)
{
waiting_time = wtime;
recalc_nr_events();
//DEBUGPCR("wtime=%u, actually waiting %u", wtime, wait_events * 12);
}
void tc_etu_set_etu(u_int16_t etu)
{
clocks_per_etu = etu;
recalc_nr_events();
}
void tc_etu_init(void)
{
/* Cfg PA4(TCLK0), PA0(TIOA0), PA1(TIOB0) */
AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, 0,
AT91C_PA4_TCLK0 | AT91C_PA0_TIOA0 | AT91C_PA1_TIOB0);
AT91F_PMC_EnablePeriphClock(AT91C_BASE_PMC,
((unsigned int) 1 << AT91C_ID_TC0));
/* Connect TCLK0 to XC0 */
tcb->TCB_BMR &= ~(AT91C_TCB_TC0XC0S);
tcb->TCB_BMR |= AT91C_TCB_TC0XC0S_TCLK0;
/* Register Interrupt handler */
AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_TC0,
OPENPCD_IRQ_PRIO_TC_FDT,
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, &tc_etu_irq);
AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_TC0);
/* enable interrupts for Compare-C and External Trigger */
tcetu->TC_IER = AT91C_TC_CPCS | AT91C_TC_ETRGS;
tcetu->TC_CMR = AT91C_TC_CLKS_XC0 | /* XC0 (TCLK0) clock */
AT91C_TC_WAVE | /* Wave Mode */
AT91C_TC_ETRGEDG_FALLING |/* Ext trig on falling edge */
AT91C_TC_EEVT_TIOB | /* Ext trigger is TIOB0 */
AT91C_TC_ENETRG | /* Enable ext. trigger */
AT91C_TC_WAVESEL_UP_AUTO |/* Wave mode UP */
AT91C_TC_ACPA_SET | /* Set TIOA0 on A compare */
AT91C_TC_ACPC_CLEAR | /* Clear TIOA0 on C compare */
AT91C_TC_ASWTRG_CLEAR; /* Clear TIOa0 on software trigger */
tc_etu_set_etu(372);
/* Enable master clock for TC0 */
tcetu->TC_CCR = AT91C_TC_CLKEN;
/* Reset to start timers */
tcb->TCB_BCR = 1;
}
|
