blob: 7f074a79242d87b97fc750445fe211dc9a5da07b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
T = one_step
TGT = ${T}_tb
LIB="./"
INCLUDE_DIR=./
VERILOG_SOURCES = ${TGT}.v \
${T}.v
SIMFILE = ${TGT}.vvp
VCDFILE = ${TGT}.vcd
WAVERC = gtkwaverc
WAVECFG = ${TGT}.sav
ICARUS = iverilog
IFLAGS = -v
VVP = vvp
VFLAGS = -v
VFLAGSEXTRA =
GTKWAVE = gtkwave
GFLAGS = --save=${WAVECFG} --rcfile=${WAVERC}
all: compile simulate gtkwave
${TGT}.vvp: ${VERILOG_SOURCES}
@ echo Compiling verilog files...
@ ${ICARUS} ${IFLAGS} -s ${TGT} -o ${SIMFILE} -y ${LIB} ${VERILOG_SOURCES} -I${INCLUDE_DIR}
compile : ${TGT}.vvp
${TGT}.vcd: compile
@ echo Simulating design...
@ ${VVP} ${VFLAGS} ${SIMFILE} ${VFLAGSEXTRA}
simulate : ${TGT}.vcd
gtkwave : compile simulate
@ echo Viewing waveforms in gtkwave...
@ ${GTKWAVE} ${GFLAGS} ${VCDFILE}
clean:
@ echo Cleaning up...
@rm -f *.vvp *.vcd *~ *.log
|
