summaryrefslogtreecommitdiff
path: root/boards/at91sam7sl-stk/at91sam7sl64/AT91SAM7SL64.h
blob: 07bbc96cb1f17b8d6073f03c7883ea0a02f7d88c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
//  ----------------------------------------------------------------------------
//          ATMEL Microcontroller Software Support
//  ----------------------------------------------------------------------------
//  Copyright (c) 2009, Atmel Corporation
//
//  All rights reserved.
//
//  Redistribution and use in source and binary forms, with or without
//  modification, are permitted provided that the following conditions are met:
//
//  - Redistributions of source code must retain the above copyright notice,
//  this list of conditions and the disclaimer below.
//
//  Atmel's name may not be used to endorse or promote products derived from
//  this software without specific prior written permission.
//
//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//  ----------------------------------------------------------------------------
// File Name           : AT91SAM7Sl64.h
// Object              : AT91SAM7Sl64 definitions
//
// 14/01/2009          : Created from LibV3 file AT91SAM7L32 created by AT91 
//                       SW Application Group  01/14/2009 (09:01:07) and
//                       slightly modified for AT91SAM7SL64
// 
//  ----------------------------------------------------------------------------

#ifndef AT91SAM7SL64_H
#define AT91SAM7SL64_H

#ifndef __ASSEMBLY__
typedef volatile unsigned int AT91_REG;// Hardware register definition
#define AT91_CAST(a) (a)
#else
#define AT91_CAST(a)
#endif

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR System Peripherals
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_SYS {
    AT91_REG     AIC_SMR[32];     // Source Mode Register
    AT91_REG     AIC_SVR[32];     // Source Vector Register
    AT91_REG     AIC_IVR;     // IRQ Vector Register
    AT91_REG     AIC_FVR;     // FIQ Vector Register
    AT91_REG     AIC_ISR;     // Interrupt Status Register
    AT91_REG     AIC_IPR;     // Interrupt Pending Register
    AT91_REG     AIC_IMR;     // Interrupt Mask Register
    AT91_REG     AIC_CISR;     // Core Interrupt Status Register
    AT91_REG     Reserved0[2];     // 
    AT91_REG     AIC_IECR;     // Interrupt Enable Command Register
    AT91_REG     AIC_IDCR;     // Interrupt Disable Command Register
    AT91_REG     AIC_ICCR;     // Interrupt Clear Command Register
    AT91_REG     AIC_ISCR;     // Interrupt Set Command Register
    AT91_REG     AIC_EOICR;     // End of Interrupt Command Register
    AT91_REG     AIC_SPU;     // Spurious Vector Register
    AT91_REG     AIC_DCR;     // Debug Control Register (Protect)
    AT91_REG     Reserved1[1];     // 
    AT91_REG     AIC_FFER;     // Fast Forcing Enable Register
    AT91_REG     AIC_FFDR;     // Fast Forcing Disable Register
    AT91_REG     AIC_FFSR;     // Fast Forcing Status Register
    AT91_REG     Reserved2[45];     // 
    AT91_REG     DBGU_CR;     // Control Register
    AT91_REG     DBGU_MR;     // Mode Register
    AT91_REG     DBGU_IER;     // Interrupt Enable Register
    AT91_REG     DBGU_IDR;     // Interrupt Disable Register
    AT91_REG     DBGU_IMR;     // Interrupt Mask Register
    AT91_REG     DBGU_CSR;     // Channel Status Register
    AT91_REG     DBGU_RHR;     // Receiver Holding Register
    AT91_REG     DBGU_THR;     // Transmitter Holding Register
    AT91_REG     DBGU_BRGR;     // Baud Rate Generator Register
    AT91_REG     Reserved3[7];     // 
    AT91_REG     DBGU_CIDR;     // Chip ID Register
    AT91_REG     DBGU_EXID;     // Chip ID Extension Register
    AT91_REG     DBGU_FNTR;     // Force NTRST Register
    AT91_REG     Reserved4[45];     // 
    AT91_REG     DBGU_RPR;     // Receive Pointer Register
    AT91_REG     DBGU_RCR;     // Receive Counter Register
    AT91_REG     DBGU_TPR;     // Transmit Pointer Register
    AT91_REG     DBGU_TCR;     // Transmit Counter Register
    AT91_REG     DBGU_RNPR;     // Receive Next Pointer Register
    AT91_REG     DBGU_RNCR;     // Receive Next Counter Register
    AT91_REG     DBGU_TNPR;     // Transmit Next Pointer Register
    AT91_REG     DBGU_TNCR;     // Transmit Next Counter Register
    AT91_REG     DBGU_PTCR;     // PDC Transfer Control Register
    AT91_REG     DBGU_PTSR;     // PDC Transfer Status Register
    AT91_REG     Reserved5[54];     // 
    AT91_REG     PIOA_PER;     // PIO Enable Register
    AT91_REG     PIOA_PDR;     // PIO Disable Register
    AT91_REG     PIOA_PSR;     // PIO Status Register
    AT91_REG     Reserved6[1];     // 
    AT91_REG     PIOA_OER;     // Output Enable Register
    AT91_REG     PIOA_ODR;     // Output Disable Registerr
    AT91_REG     PIOA_OSR;     // Output Status Register
    AT91_REG     Reserved7[1];     // 
    AT91_REG     PIOA_IFER;     // Input Filter Enable Register
    AT91_REG     PIOA_IFDR;     // Input Filter Disable Register
    AT91_REG     PIOA_IFSR;     // Input Filter Status Register
    AT91_REG     Reserved8[1];     // 
    AT91_REG     PIOA_SODR;     // Set Output Data Register
    AT91_REG     PIOA_CODR;     // Clear Output Data Register
    AT91_REG     PIOA_ODSR;     // Output Data Status Register
    AT91_REG     PIOA_PDSR;     // Pin Data Status Register
    AT91_REG     PIOA_IER;     // Interrupt Enable Register
    AT91_REG     PIOA_IDR;     // Interrupt Disable Register
    AT91_REG     PIOA_IMR;     // Interrupt Mask Register
    AT91_REG     PIOA_ISR;     // Interrupt Status Register
    AT91_REG     PIOA_MDER;     // Multi-driver Enable Register
    AT91_REG     PIOA_MDDR;     // Multi-driver Disable Register
    AT91_REG     PIOA_MDSR;     // Multi-driver Status Register
    AT91_REG     Reserved9[1];     // 
    AT91_REG     PIOA_PPUDR;     // Pull-up Disable Register
    AT91_REG     PIOA_PPUER;     // Pull-up Enable Register
    AT91_REG     PIOA_PPUSR;     // Pull-up Status Register
    AT91_REG     Reserved10[1];     // 
    AT91_REG     PIOA_ASR;     // Select A Register
    AT91_REG     PIOA_BSR;     // Select B Register
    AT91_REG     PIOA_ABSR;     // AB Select Status Register
    AT91_REG     Reserved11[9];     // 
    AT91_REG     PIOA_OWER;     // Output Write Enable Register
    AT91_REG     PIOA_OWDR;     // Output Write Disable Register
    AT91_REG     PIOA_OWSR;     // Output Write Status Register
    AT91_REG     Reserved12[85];     // 
    AT91_REG     PIOB_PER;     // PIO Enable Register
    AT91_REG     PIOB_PDR;     // PIO Disable Register
    AT91_REG     PIOB_PSR;     // PIO Status Register
    AT91_REG     Reserved13[1];     // 
    AT91_REG     PIOB_OER;     // Output Enable Register
    AT91_REG     PIOB_ODR;     // Output Disable Registerr
    AT91_REG     PIOB_OSR;     // Output Status Register
    AT91_REG     Reserved14[1];     // 
    AT91_REG     PIOB_IFER;     // Input Filter Enable Register
    AT91_REG     PIOB_IFDR;     // Input Filter Disable Register
    AT91_REG     PIOB_IFSR;     // Input Filter Status Register
    AT91_REG     Reserved15[1];     // 
    AT91_REG     PIOB_SODR;     // Set Output Data Register
    AT91_REG     PIOB_CODR;     // Clear Output Data Register
    AT91_REG     PIOB_ODSR;     // Output Data Status Register
    AT91_REG     PIOB_PDSR;     // Pin Data Status Register
    AT91_REG     PIOB_IER;     // Interrupt Enable Register
    AT91_REG     PIOB_IDR;     // Interrupt Disable Register
    AT91_REG     PIOB_IMR;     // Interrupt Mask Register
    AT91_REG     PIOB_ISR;     // Interrupt Status Register
    AT91_REG     PIOB_MDER;     // Multi-driver Enable Register
    AT91_REG     PIOB_MDDR;     // Multi-driver Disable Register
    AT91_REG     PIOB_MDSR;     // Multi-driver Status Register
    AT91_REG     Reserved16[1];     // 
    AT91_REG     PIOB_PPUDR;     // Pull-up Disable Register
    AT91_REG     PIOB_PPUER;     // Pull-up Enable Register
    AT91_REG     PIOB_PPUSR;     // Pull-up Status Register
    AT91_REG     Reserved17[1];     // 
    AT91_REG     PIOB_ASR;     // Select A Register
    AT91_REG     PIOB_BSR;     // Select B Register
    AT91_REG     PIOB_ABSR;     // AB Select Status Register
    AT91_REG     Reserved18[9];     // 
    AT91_REG     PIOB_OWER;     // Output Write Enable Register
    AT91_REG     PIOB_OWDR;     // Output Write Disable Register
    AT91_REG     PIOB_OWSR;     // Output Write Status Register
    AT91_REG     Reserved19[85];     // 
    AT91_REG     PIOC_PER;     // PIO Enable Register
    AT91_REG     PIOC_PDR;     // PIO Disable Register
    AT91_REG     PIOC_PSR;     // PIO Status Register
    AT91_REG     Reserved20[1];     // 
    AT91_REG     PIOC_OER;     // Output Enable Register
    AT91_REG     PIOC_ODR;     // Output Disable Registerr
    AT91_REG     PIOC_OSR;     // Output Status Register
    AT91_REG     Reserved21[1];     // 
    AT91_REG     PIOC_IFER;     // Input Filter Enable Register
    AT91_REG     PIOC_IFDR;     // Input Filter Disable Register
    AT91_REG     PIOC_IFSR;     // Input Filter Status Register
    AT91_REG     Reserved22[1];     // 
    AT91_REG     PIOC_SODR;     // Set Output Data Register
    AT91_REG     PIOC_CODR;     // Clear Output Data Register
    AT91_REG     PIOC_ODSR;     // Output Data Status Register
    AT91_REG     PIOC_PDSR;     // Pin Data Status Register
    AT91_REG     PIOC_IER;     // Interrupt Enable Register
    AT91_REG     PIOC_IDR;     // Interrupt Disable Register
    AT91_REG     PIOC_IMR;     // Interrupt Mask Register
    AT91_REG     PIOC_ISR;     // Interrupt Status Register
    AT91_REG     PIOC_MDER;     // Multi-driver Enable Register
    AT91_REG     PIOC_MDDR;     // Multi-driver Disable Register
    AT91_REG     PIOC_MDSR;     // Multi-driver Status Register
    AT91_REG     Reserved23[1];     // 
    AT91_REG     PIOC_PPUDR;     // Pull-up Disable Register
    AT91_REG     PIOC_PPUER;     // Pull-up Enable Register
    AT91_REG     PIOC_PPUSR;     // Pull-up Status Register
    AT91_REG     Reserved24[1];     // 
    AT91_REG     PIOC_ASR;     // Select A Register
    AT91_REG     PIOC_BSR;     // Select B Register
    AT91_REG     PIOC_ABSR;     // AB Select Status Register
    AT91_REG     Reserved25[9];     // 
    AT91_REG     PIOC_OWER;     // Output Write Enable Register
    AT91_REG     PIOC_OWDR;     // Output Write Disable Register
    AT91_REG     PIOC_OWSR;     // Output Write Status Register
    AT91_REG     Reserved26[213];     // 
    AT91_REG     PMC_SCER;     // System Clock Enable Register
    AT91_REG     PMC_SCDR;     // System Clock Disable Register
    AT91_REG     PMC_SCSR;     // System Clock Status Register
    AT91_REG     Reserved27[1];     // 
    AT91_REG     PMC_PCER;     // Peripheral Clock Enable Register
    AT91_REG     PMC_PCDR;     // Peripheral Clock Disable Register
    AT91_REG     PMC_PCSR;     // Peripheral Clock Status Register
    AT91_REG     Reserved28[1];     // 
    AT91_REG     PMC_MOR;     // Main Oscillator Register
    AT91_REG     PMC_MCFR;     // Main Clock  Frequency Register
    AT91_REG     PMC_PLLR;     // PLL Register
    AT91_REG     Reserved29[1];     // 
    AT91_REG     PMC_MCKR;     // Master Clock Register
    AT91_REG     Reserved30[3];     // 
    AT91_REG     PMC_PCKR[3];     // Programmable Clock Register
    AT91_REG     Reserved31[5];     // 
    AT91_REG     PMC_IER;     // Interrupt Enable Register
    AT91_REG     PMC_IDR;     // Interrupt Disable Register
    AT91_REG     PMC_SR;     // Status Register
    AT91_REG     PMC_IMR;     // Interrupt Mask Register
    AT91_REG     PMC_FSMR;     // Fast Startup Mode Register
    AT91_REG     Reserved32[35];     // 
    AT91_REG     RSTC_RCR;     // Reset Control Register
    AT91_REG     RSTC_RSR;     // Reset Status Register
    AT91_REG     RSTC_RMR;     // Reset Mode Register
    AT91_REG     Reserved33[1];     // 
    AT91_REG     SUPC_CR;     // Control Register
    AT91_REG     SUPC_BOMR;     // Brown Out Mode Register
    AT91_REG     SUPC_MR;     // Mode Register
    AT91_REG     SUPC_WUMR;     // Wake Up Mode Register
    AT91_REG     SUPC_WUIR;     // Wake Up Inputs Register
    AT91_REG     SUPC_SR;     // Status Register
    AT91_REG     SUPC_FWUTR;     // Flash Wake-up Timer Register
    AT91_REG     Reserved34[5];     // 
    AT91_REG     PITC_PIMR;     // Period Interval Mode Register
    AT91_REG     PITC_PISR;     // Period Interval Status Register
    AT91_REG     PITC_PIVR;     // Period Interval Value Register
    AT91_REG     PITC_PIIR;     // Period Interval Image Register
    AT91_REG     WDTC_WDCR;     // Watchdog Control Register
    AT91_REG     WDTC_WDMR;     // Watchdog Mode Register
    AT91_REG     WDTC_WDSR;     // Watchdog Status Register
    AT91_REG     Reserved35[1];     // 
    AT91_REG     RTC_CR;     // Control Register
    AT91_REG     RTC_MR;     // Mode Register
    AT91_REG     RTC_TIMR;     // Time Register
    AT91_REG     RTC_CALR;     // Calendar Register
    AT91_REG     RTC_TIMALR;     // Time Alarm Register
    AT91_REG     RTC_CALALR;     // Calendar Alarm Register
    AT91_REG     RTC_SR;     // Status Register
    AT91_REG     RTC_SCCR;     // Status Clear Command Register
    AT91_REG     RTC_IER;     // Interrupt Enable Register
    AT91_REG     RTC_IDR;     // Interrupt Disable Register
    AT91_REG     RTC_IMR;     // Interrupt Mask Register
    AT91_REG     RTC_VER;     // Valid Entry Register
} AT91S_SYS, *AT91PS_SYS;
#else

#endif

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_AIC {
    AT91_REG     AIC_SMR[32];     // Source Mode Register
    AT91_REG     AIC_SVR[32];     // Source Vector Register
    AT91_REG     AIC_IVR;     // IRQ Vector Register
    AT91_REG     AIC_FVR;     // FIQ Vector Register
    AT91_REG     AIC_ISR;     // Interrupt Status Register
    AT91_REG     AIC_IPR;     // Interrupt Pending Register
    AT91_REG     AIC_IMR;     // Interrupt Mask Register
    AT91_REG     AIC_CISR;     // Core Interrupt Status Register
    AT91_REG     Reserved0[2];     // 
    AT91_REG     AIC_IECR;     // Interrupt Enable Command Register
    AT91_REG     AIC_IDCR;     // Interrupt Disable Command Register
    AT91_REG     AIC_ICCR;     // Interrupt Clear Command Register
    AT91_REG     AIC_ISCR;     // Interrupt Set Command Register
    AT91_REG     AIC_EOICR;     // End of Interrupt Command Register
    AT91_REG     AIC_SPU;     // Spurious Vector Register
    AT91_REG     AIC_DCR;     // Debug Control Register (Protect)
    AT91_REG     Reserved1[1];     // 
    AT91_REG     AIC_FFER;     // Fast Forcing Enable Register
    AT91_REG     AIC_FFDR;     // Fast Forcing Disable Register
    AT91_REG     AIC_FFSR;     // Fast Forcing Status Register
} AT91S_AIC, *AT91PS_AIC;
#else
#define AIC_SMR         (AT91_CAST(AT91_REG *)     0x00000000) // (AIC_SMR) Source Mode Register
#define AIC_SVR         (AT91_CAST(AT91_REG *)     0x00000080) // (AIC_SVR) Source Vector Register
#define AIC_IVR         (AT91_CAST(AT91_REG *)     0x00000100) // (AIC_IVR) IRQ Vector Register
#define AIC_FVR         (AT91_CAST(AT91_REG *)     0x00000104) // (AIC_FVR) FIQ Vector Register
#define AIC_ISR         (AT91_CAST(AT91_REG *)     0x00000108) // (AIC_ISR) Interrupt Status Register
#define AIC_IPR         (AT91_CAST(AT91_REG *)     0x0000010C) // (AIC_IPR) Interrupt Pending Register
#define AIC_IMR         (AT91_CAST(AT91_REG *)     0x00000110) // (AIC_IMR) Interrupt Mask Register
#define AIC_CISR        (AT91_CAST(AT91_REG *)     0x00000114) // (AIC_CISR) Core Interrupt Status Register
#define AIC_IECR        (AT91_CAST(AT91_REG *)     0x00000120) // (AIC_IECR) Interrupt Enable Command Register
#define AIC_IDCR        (AT91_CAST(AT91_REG *)     0x00000124) // (AIC_IDCR) Interrupt Disable Command Register
#define AIC_ICCR        (AT91_CAST(AT91_REG *)     0x00000128) // (AIC_ICCR) Interrupt Clear Command Register
#define AIC_ISCR        (AT91_CAST(AT91_REG *)     0x0000012C) // (AIC_ISCR) Interrupt Set Command Register
#define AIC_EOICR       (AT91_CAST(AT91_REG *)     0x00000130) // (AIC_EOICR) End of Interrupt Command Register
#define AIC_SPU         (AT91_CAST(AT91_REG *)     0x00000134) // (AIC_SPU) Spurious Vector Register
#define AIC_DCR         (AT91_CAST(AT91_REG *)     0x00000138) // (AIC_DCR) Debug Control Register (Protect)
#define AIC_FFER        (AT91_CAST(AT91_REG *)     0x00000140) // (AIC_FFER) Fast Forcing Enable Register
#define AIC_FFDR        (AT91_CAST(AT91_REG *)     0x00000144) // (AIC_FFDR) Fast Forcing Disable Register
#define AIC_FFSR        (AT91_CAST(AT91_REG *)     0x00000148) // (AIC_FFSR) Fast Forcing Status Register

#endif
// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- 
#define AT91C_AIC_PRIOR       (0x7UL <<  0) // (AIC) Priority Level
#define     AT91C_AIC_PRIOR_LOWEST               (0x0UL) // (AIC) Lowest priority level
#define     AT91C_AIC_PRIOR_HIGHEST              (0x7UL) // (AIC) Highest priority level
#define AT91C_AIC_SRCTYPE     (0x3UL <<  5) // (AIC) Interrupt Source Type
#define     AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       (0x0UL <<  5) // (AIC) Internal Sources Code Label High-level Sensitive
#define     AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        (0x0UL <<  5) // (AIC) External Sources Code Label Low-level Sensitive
#define     AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    (0x1UL <<  5) // (AIC) Internal Sources Code Label Positive Edge triggered
#define     AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    (0x1UL <<  5) // (AIC) External Sources Code Label Negative Edge triggered
#define     AT91C_AIC_SRCTYPE_HIGH_LEVEL           (0x2UL <<  5) // (AIC) Internal Or External Sources Code Label High-level Sensitive
#define     AT91C_AIC_SRCTYPE_POSITIVE_EDGE        (0x3UL <<  5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered
// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- 
#define AT91C_AIC_NFIQ        (0x1UL <<  0) // (AIC) NFIQ Status
#define AT91C_AIC_NIRQ        (0x1UL <<  1) // (AIC) NIRQ Status
// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- 
#define AT91C_AIC_DCR_PROT    (0x1UL <<  0) // (AIC) Protection Mode
#define AT91C_AIC_DCR_GMSK    (0x1UL <<  1) // (AIC) General Mask

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PDC {
    AT91_REG     PDC_RPR;     // Receive Pointer Register
    AT91_REG     PDC_RCR;     // Receive Counter Register
    AT91_REG     PDC_TPR;     // Transmit Pointer Register
    AT91_REG     PDC_TCR;     // Transmit Counter Register
    AT91_REG     PDC_RNPR;     // Receive Next Pointer Register
    AT91_REG     PDC_RNCR;     // Receive Next Counter Register
    AT91_REG     PDC_TNPR;     // Transmit Next Pointer Register
    AT91_REG     PDC_TNCR;     // Transmit Next Counter Register
    AT91_REG     PDC_PTCR;     // PDC Transfer Control Register
    AT91_REG     PDC_PTSR;     // PDC Transfer Status Register
} AT91S_PDC, *AT91PS_PDC;
#else
#define PDC_RPR         (AT91_CAST(AT91_REG *)     0x00000000) // (PDC_RPR) Receive Pointer Register
#define PDC_RCR         (AT91_CAST(AT91_REG *)     0x00000004) // (PDC_RCR) Receive Counter Register
#define PDC_TPR         (AT91_CAST(AT91_REG *)     0x00000008) // (PDC_TPR) Transmit Pointer Register
#define PDC_TCR         (AT91_CAST(AT91_REG *)     0x0000000C) // (PDC_TCR) Transmit Counter Register
#define PDC_RNPR        (AT91_CAST(AT91_REG *)     0x00000010) // (PDC_RNPR) Receive Next Pointer Register
#define PDC_RNCR        (AT91_CAST(AT91_REG *)     0x00000014) // (PDC_RNCR) Receive Next Counter Register
#define PDC_TNPR        (AT91_CAST(AT91_REG *)     0x00000018) // (PDC_TNPR) Transmit Next Pointer Register
#define PDC_TNCR        (AT91_CAST(AT91_REG *)     0x0000001C) // (PDC_TNCR) Transmit Next Counter Register
#define PDC_PTCR        (AT91_CAST(AT91_REG *)     0x00000020) // (PDC_PTCR) PDC Transfer Control Register
#define PDC_PTSR        (AT91_CAST(AT91_REG *)     0x00000024) // (PDC_PTSR) PDC Transfer Status Register

#endif
// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- 
#define AT91C_PDC_RXTEN       (0x1UL <<  0) // (PDC) Receiver Transfer Enable
#define AT91C_PDC_RXTDIS      (0x1UL <<  1) // (PDC) Receiver Transfer Disable
#define AT91C_PDC_TXTEN       (0x1UL <<  8) // (PDC) Transmitter Transfer Enable
#define AT91C_PDC_TXTDIS      (0x1UL <<  9) // (PDC) Transmitter Transfer Disable
// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Debug Unit
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_DBGU {
    AT91_REG     DBGU_CR;     // Control Register
    AT91_REG     DBGU_MR;     // Mode Register
    AT91_REG     DBGU_IER;     // Interrupt Enable Register
    AT91_REG     DBGU_IDR;     // Interrupt Disable Register
    AT91_REG     DBGU_IMR;     // Interrupt Mask Register
    AT91_REG     DBGU_CSR;     // Channel Status Register
    AT91_REG     DBGU_RHR;     // Receiver Holding Register
    AT91_REG     DBGU_THR;     // Transmitter Holding Register
    AT91_REG     DBGU_BRGR;     // Baud Rate Generator Register
    AT91_REG     Reserved0[7];     // 
    AT91_REG     DBGU_CIDR;     // Chip ID Register
    AT91_REG     DBGU_EXID;     // Chip ID Extension Register
    AT91_REG     DBGU_FNTR;     // Force NTRST Register
    AT91_REG     Reserved1[45];     // 
    AT91_REG     DBGU_RPR;     // Receive Pointer Register
    AT91_REG     DBGU_RCR;     // Receive Counter Register
    AT91_REG     DBGU_TPR;     // Transmit Pointer Register
    AT91_REG     DBGU_TCR;     // Transmit Counter Register
    AT91_REG     DBGU_RNPR;     // Receive Next Pointer Register
    AT91_REG     DBGU_RNCR;     // Receive Next Counter Register
    AT91_REG     DBGU_TNPR;     // Transmit Next Pointer Register
    AT91_REG     DBGU_TNCR;     // Transmit Next Counter Register
    AT91_REG     DBGU_PTCR;     // PDC Transfer Control Register
    AT91_REG     DBGU_PTSR;     // PDC Transfer Status Register
} AT91S_DBGU, *AT91PS_DBGU;
#else
#define DBGU_CR         (AT91_CAST(AT91_REG *)     0x00000000) // (DBGU_CR) Control Register
#define DBGU_MR         (AT91_CAST(AT91_REG *)     0x00000004) // (DBGU_MR) Mode Register
#define DBGU_IER        (AT91_CAST(AT91_REG *)     0x00000008) // (DBGU_IER) Interrupt Enable Register
#define DBGU_IDR        (AT91_CAST(AT91_REG *)     0x0000000C) // (DBGU_IDR) Interrupt Disable Register
#define DBGU_IMR        (AT91_CAST(AT91_REG *)     0x00000010) // (DBGU_IMR) Interrupt Mask Register
#define DBGU_CSR        (AT91_CAST(AT91_REG *)     0x00000014) // (DBGU_CSR) Channel Status Register
#define DBGU_RHR        (AT91_CAST(AT91_REG *)     0x00000018) // (DBGU_RHR) Receiver Holding Register
#define DBGU_THR        (AT91_CAST(AT91_REG *)     0x0000001C) // (DBGU_THR) Transmitter Holding Register
#define DBGU_BRGR       (AT91_CAST(AT91_REG *)     0x00000020) // (DBGU_BRGR) Baud Rate Generator Register
#define DBGU_CIDR       (AT91_CAST(AT91_REG *)     0x00000040) // (DBGU_CIDR) Chip ID Register
#define DBGU_EXID       (AT91_CAST(AT91_REG *)     0x00000044) // (DBGU_EXID) Chip ID Extension Register
#define DBGU_FNTR       (AT91_CAST(AT91_REG *)     0x00000048) // (DBGU_FNTR) Force NTRST Register

#endif
// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- 
#define AT91C_US_RSTRX        (0x1UL <<  2) // (DBGU) Reset Receiver
#define AT91C_US_RSTTX        (0x1UL <<  3) // (DBGU) Reset Transmitter
#define AT91C_US_RXEN         (0x1UL <<  4) // (DBGU) Receiver Enable
#define AT91C_US_RXDIS        (0x1UL <<  5) // (DBGU) Receiver Disable
#define AT91C_US_TXEN         (0x1UL <<  6) // (DBGU) Transmitter Enable
#define AT91C_US_TXDIS        (0x1UL <<  7) // (DBGU) Transmitter Disable
#define AT91C_US_RSTSTA       (0x1UL <<  8) // (DBGU) Reset Status Bits
// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- 
#define AT91C_US_PAR          (0x7UL <<  9) // (DBGU) Parity type
#define     AT91C_US_PAR_EVEN                 (0x0UL <<  9) // (DBGU) Even Parity
#define     AT91C_US_PAR_ODD                  (0x1UL <<  9) // (DBGU) Odd Parity
#define     AT91C_US_PAR_SPACE                (0x2UL <<  9) // (DBGU) Parity forced to 0 (Space)
#define     AT91C_US_PAR_MARK                 (0x3UL <<  9) // (DBGU) Parity forced to 1 (Mark)
#define     AT91C_US_PAR_NONE                 (0x4UL <<  9) // (DBGU) No Parity
#define     AT91C_US_PAR_MULTI_DROP           (0x6UL <<  9) // (DBGU) Multi-drop mode
#define AT91C_US_CHMODE       (0x3UL << 14) // (DBGU) Channel Mode
#define     AT91C_US_CHMODE_NORMAL               (0x0UL << 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.
#define     AT91C_US_CHMODE_AUTO                 (0x1UL << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
#define     AT91C_US_CHMODE_LOCAL                (0x2UL << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
#define     AT91C_US_CHMODE_REMOTE               (0x3UL << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
#define AT91C_US_RXRDY        (0x1UL <<  0) // (DBGU) RXRDY Interrupt
#define AT91C_US_TXRDY        (0x1UL <<  1) // (DBGU) TXRDY Interrupt
#define AT91C_US_ENDRX        (0x1UL <<  3) // (DBGU) End of Receive Transfer Interrupt
#define AT91C_US_ENDTX        (0x1UL <<  4) // (DBGU) End of Transmit Interrupt
#define AT91C_US_OVRE         (0x1UL <<  5) // (DBGU) Overrun Interrupt
#define AT91C_US_FRAME        (0x1UL <<  6) // (DBGU) Framing Error Interrupt
#define AT91C_US_PARE         (0x1UL <<  7) // (DBGU) Parity Error Interrupt
#define AT91C_US_TXEMPTY      (0x1UL <<  9) // (DBGU) TXEMPTY Interrupt
#define AT91C_US_TXBUFE       (0x1UL << 11) // (DBGU) TXBUFE Interrupt
#define AT91C_US_RXBUFF       (0x1UL << 12) // (DBGU) RXBUFF Interrupt
#define AT91C_US_COMM_TX      (0x1UL << 30) // (DBGU) COMM_TX Interrupt
#define AT91C_US_COMM_RX      (0x1UL << 31) // (DBGU) COMM_RX Interrupt
// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- 
// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- 
#define AT91C_US_FORCE_NTRST  (0x1UL <<  0) // (DBGU) Force NTRST in JTAG

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PIO {
    AT91_REG     PIO_PER;     // PIO Enable Register
    AT91_REG     PIO_PDR;     // PIO Disable Register
    AT91_REG     PIO_PSR;     // PIO Status Register
    AT91_REG     Reserved0[1];     // 
    AT91_REG     PIO_OER;     // Output Enable Register
    AT91_REG     PIO_ODR;     // Output Disable Registerr
    AT91_REG     PIO_OSR;     // Output Status Register
    AT91_REG     Reserved1[1];     // 
    AT91_REG     PIO_IFER;     // Input Filter Enable Register
    AT91_REG     PIO_IFDR;     // Input Filter Disable Register
    AT91_REG     PIO_IFSR;     // Input Filter Status Register
    AT91_REG     Reserved2[1];     // 
    AT91_REG     PIO_SODR;     // Set Output Data Register
    AT91_REG     PIO_CODR;     // Clear Output Data Register
    AT91_REG     PIO_ODSR;     // Output Data Status Register
    AT91_REG     PIO_PDSR;     // Pin Data Status Register
    AT91_REG     PIO_IER;     // Interrupt Enable Register
    AT91_REG     PIO_IDR;     // Interrupt Disable Register
    AT91_REG     PIO_IMR;     // Interrupt Mask Register
    AT91_REG     PIO_ISR;     // Interrupt Status Register
    AT91_REG     PIO_MDER;     // Multi-driver Enable Register
    AT91_REG     PIO_MDDR;     // Multi-driver Disable Register
    AT91_REG     PIO_MDSR;     // Multi-driver Status Register
    AT91_REG     Reserved3[1];     // 
    AT91_REG     PIO_PPUDR;     // Pull-up Disable Register
    AT91_REG     PIO_PPUER;     // Pull-up Enable Register
    AT91_REG     PIO_PPUSR;     // Pull-up Status Register
    AT91_REG     Reserved4[1];     // 
    AT91_REG     PIO_ASR;     // Select A Register
    AT91_REG     PIO_BSR;     // Select B Register
    AT91_REG     PIO_ABSR;     // AB Select Status Register
    AT91_REG     Reserved5[9];     // 
    AT91_REG     PIO_OWER;     // Output Write Enable Register
    AT91_REG     PIO_OWDR;     // Output Write Disable Register
    AT91_REG     PIO_OWSR;     // Output Write Status Register
} AT91S_PIO, *AT91PS_PIO;
#else
#define PIO_PER         (AT91_CAST(AT91_REG *)     0x00000000) // (PIO_PER) PIO Enable Register
#define PIO_PDR         (AT91_CAST(AT91_REG *)     0x00000004) // (PIO_PDR) PIO Disable Register
#define PIO_PSR         (AT91_CAST(AT91_REG *)     0x00000008) // (PIO_PSR) PIO Status Register
#define PIO_OER         (AT91_CAST(AT91_REG *)     0x00000010) // (PIO_OER) Output Enable Register
#define PIO_ODR         (AT91_CAST(AT91_REG *)     0x00000014) // (PIO_ODR) Output Disable Registerr
#define PIO_OSR         (AT91_CAST(AT91_REG *)     0x00000018) // (PIO_OSR) Output Status Register
#define PIO_IFER        (AT91_CAST(AT91_REG *)     0x00000020) // (PIO_IFER) Input Filter Enable Register
#define PIO_IFDR        (AT91_CAST(AT91_REG *)     0x00000024) // (PIO_IFDR) Input Filter Disable Register
#define PIO_IFSR        (AT91_CAST(AT91_REG *)     0x00000028) // (PIO_IFSR) Input Filter Status Register
#define PIO_SODR        (AT91_CAST(AT91_REG *)     0x00000030) // (PIO_SODR) Set Output Data Register
#define PIO_CODR        (AT91_CAST(AT91_REG *)     0x00000034) // (PIO_CODR) Clear Output Data Register
#define PIO_ODSR        (AT91_CAST(AT91_REG *)     0x00000038) // (PIO_ODSR) Output Data Status Register
#define PIO_PDSR        (AT91_CAST(AT91_REG *)     0x0000003C) // (PIO_PDSR) Pin Data Status Register
#define PIO_IER         (AT91_CAST(AT91_REG *)     0x00000040) // (PIO_IER) Interrupt Enable Register
#define PIO_IDR         (AT91_CAST(AT91_REG *)     0x00000044) // (PIO_IDR) Interrupt Disable Register
#define PIO_IMR         (AT91_CAST(AT91_REG *)     0x00000048) // (PIO_IMR) Interrupt Mask Register
#define PIO_ISR         (AT91_CAST(AT91_REG *)     0x0000004C) // (PIO_ISR) Interrupt Status Register
#define PIO_MDER        (AT91_CAST(AT91_REG *)     0x00000050) // (PIO_MDER) Multi-driver Enable Register
#define PIO_MDDR        (AT91_CAST(AT91_REG *)     0x00000054) // (PIO_MDDR) Multi-driver Disable Register
#define PIO_MDSR        (AT91_CAST(AT91_REG *)     0x00000058) // (PIO_MDSR) Multi-driver Status Register
#define PIO_PPUDR       (AT91_CAST(AT91_REG *)     0x00000060) // (PIO_PPUDR) Pull-up Disable Register
#define PIO_PPUER       (AT91_CAST(AT91_REG *)     0x00000064) // (PIO_PPUER) Pull-up Enable Register
#define PIO_PPUSR       (AT91_CAST(AT91_REG *)     0x00000068) // (PIO_PPUSR) Pull-up Status Register
#define PIO_ASR         (AT91_CAST(AT91_REG *)     0x00000070) // (PIO_ASR) Select A Register
#define PIO_BSR         (AT91_CAST(AT91_REG *)     0x00000074) // (PIO_BSR) Select B Register
#define PIO_ABSR        (AT91_CAST(AT91_REG *)     0x00000078) // (PIO_ABSR) AB Select Status Register
#define PIO_OWER        (AT91_CAST(AT91_REG *)     0x000000A0) // (PIO_OWER) Output Write Enable Register
#define PIO_OWDR        (AT91_CAST(AT91_REG *)     0x000000A4) // (PIO_OWDR) Output Write Disable Register
#define PIO_OWSR        (AT91_CAST(AT91_REG *)     0x000000A8) // (PIO_OWSR) Output Write Status Register

#endif

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Clock Generator Controler
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_CKGR {
    AT91_REG     CKGR_MOR;     // Main Oscillator Register
    AT91_REG     CKGR_MCFR;     // Main Clock  Frequency Register
    AT91_REG     CKGR_PLLR;     // PLL Register
} AT91S_CKGR, *AT91PS_CKGR;
#else
#define CKGR_MOR        (AT91_CAST(AT91_REG *)     0x00000000) // (CKGR_MOR) Main Oscillator Register
#define CKGR_MCFR       (AT91_CAST(AT91_REG *)     0x00000004) // (CKGR_MCFR) Main Clock  Frequency Register
#define CKGR_PLLR       (AT91_CAST(AT91_REG *)     0x00000008) // (CKGR_PLLR) PLL Register

#endif
// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- 
#define AT91C_CKGR_MAINCKON   (0x1UL <<  0) // (CKGR) RC 2 MHz Oscillator Enable (RC 2 MHz oscillator enabled at startup)
#define AT91C_CKGR_FKEY       (0xFFUL << 16) // (CKGR) Clock Generator Controller Writing Protection Key
#define AT91C_CKGR_MCKSEL     (0x1UL << 24) // (CKGR) 
// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- 
#define AT91C_CKGR_MAINF      (0xFFFFUL <<  0) // (CKGR) Main Clock Frequency
#define AT91C_CKGR_MAINRDY    (0x1UL << 16) // (CKGR) Main Clock Ready
// -------- CKGR_PLLR : (CKGR Offset: 0x8) PLL A Register -------- 
#define AT91C_CKGR_DIV        (0xFFUL <<  0) // (CKGR) Divider Selected
#define     AT91C_CKGR_DIV_0                    (0x0UL) // (CKGR) Divider output is 0
#define     AT91C_CKGR_DIV_BYPASS               (0x1UL) // (CKGR) Divider is bypassed
#define AT91C_CKGR_PLLCOUNT   (0x3FUL <<  8) // (CKGR) PLL Counter
#define AT91C_CKGR_OUT        (0x3UL << 14) // (CKGR) PLL Output Frequency Range
#define     AT91C_CKGR_OUT_0                    (0x0UL << 14) // (CKGR) Please refer to the PLL datasheet
#define     AT91C_CKGR_OUT_1                    (0x1UL << 14) // (CKGR) Please refer to the PLL datasheet
#define     AT91C_CKGR_OUT_2                    (0x2UL << 14) // (CKGR) Please refer to the PLL datasheet
#define     AT91C_CKGR_OUT_3                    (0x3UL << 14) // (CKGR) Please refer to the PLL datasheet
#define AT91C_CKGR_MUL        (0x7FFUL << 16) // (CKGR) PLL Multiplier

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Power Management Controler
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PMC {
    AT91_REG     PMC_SCER;     // System Clock Enable Register
    AT91_REG     PMC_SCDR;     // System Clock Disable Register
    AT91_REG     PMC_SCSR;     // System Clock Status Register
    AT91_REG     Reserved0[1];     // 
    AT91_REG     PMC_PCER;     // Peripheral Clock Enable Register
    AT91_REG     PMC_PCDR;     // Peripheral Clock Disable Register
    AT91_REG     PMC_PCSR;     // Peripheral Clock Status Register
    AT91_REG     Reserved1[1];     // 
    AT91_REG     PMC_MOR;     // Main Oscillator Register
    AT91_REG     PMC_MCFR;     // Main Clock  Frequency Register
    AT91_REG     PMC_PLLR;     // PLL Register
    AT91_REG     Reserved2[1];     // 
    AT91_REG     PMC_MCKR;     // Master Clock Register
    AT91_REG     Reserved3[3];     // 
    AT91_REG     PMC_PCKR[3];     // Programmable Clock Register
    AT91_REG     Reserved4[5];     // 
    AT91_REG     PMC_IER;     // Interrupt Enable Register
    AT91_REG     PMC_IDR;     // Interrupt Disable Register
    AT91_REG     PMC_SR;     // Status Register
    AT91_REG     PMC_IMR;     // Interrupt Mask Register
    AT91_REG     PMC_FSMR;     // Fast Startup Mode Register
} AT91S_PMC, *AT91PS_PMC;
#else
#define PMC_SCER        (AT91_CAST(AT91_REG *)     0x00000000) // (PMC_SCER) System Clock Enable Register
#define PMC_SCDR        (AT91_CAST(AT91_REG *)     0x00000004) // (PMC_SCDR) System Clock Disable Register
#define PMC_SCSR        (AT91_CAST(AT91_REG *)     0x00000008) // (PMC_SCSR) System Clock Status Register
#define PMC_PCER        (AT91_CAST(AT91_REG *)     0x00000010) // (PMC_PCER) Peripheral Clock Enable Register
#define PMC_PCDR        (AT91_CAST(AT91_REG *)     0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register
#define PMC_PCSR        (AT91_CAST(AT91_REG *)     0x00000018) // (PMC_PCSR) Peripheral Clock Status Register
#define PMC_MCKR        (AT91_CAST(AT91_REG *)     0x00000030) // (PMC_MCKR) Master Clock Register
#define PMC_PCKR        (AT91_CAST(AT91_REG *)     0x00000040) // (PMC_PCKR) Programmable Clock Register
#define PMC_IER         (AT91_CAST(AT91_REG *)     0x00000060) // (PMC_IER) Interrupt Enable Register
#define PMC_IDR         (AT91_CAST(AT91_REG *)     0x00000064) // (PMC_IDR) Interrupt Disable Register
#define PMC_SR          (AT91_CAST(AT91_REG *)     0x00000068) // (PMC_SR) Status Register
#define PMC_IMR         (AT91_CAST(AT91_REG *)     0x0000006C) // (PMC_IMR) Interrupt Mask Register
#define SDC_FSMR        (AT91_CAST(AT91_REG *)     0x00000070) // (SDC_FSMR) Fast Startup Mode Register

#endif
// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- 
#define AT91C_PMC_PCK         (0x1UL <<  0) // (PMC) Processor Clock
#define AT91C_PMC_PCK0        (0x1UL <<  8) // (PMC) Programmable Clock Output
#define AT91C_PMC_PCK1        (0x1UL <<  9) // (PMC) Programmable Clock Output
#define AT91C_PMC_PCK2        (0x1UL << 10) // (PMC) Programmable Clock Output
// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- 
// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- 
// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- 
// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- 
// -------- CKGR_PLLR : (PMC Offset: 0x28) PLL A Register -------- 
// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- 
#define AT91C_PMC_CSS         (0x3UL <<  0) // (PMC) Programmable Clock Selection
#define     AT91C_PMC_CSS_SLOW_CLK             (0x0UL) // (PMC) Slow Clock is selected
#define     AT91C_PMC_CSS_MAIN_CLK             (0x1UL) // (PMC) Main Clock is selected
#define     AT91C_PMC_CSS_PLL_CLK              (0x2UL) // (PMC) Clock from PLL is selected
#define AT91C_PMC_PRES        (0x7UL <<  2) // (PMC) Programmable Clock Prescaler
#define     AT91C_PMC_PRES_CLK                  (0x0UL <<  2) // (PMC) Selected clock
#define     AT91C_PMC_PRES_CLK_2                (0x1UL <<  2) // (PMC) Selected clock divided by 2
#define     AT91C_PMC_PRES_CLK_4                (0x2UL <<  2) // (PMC) Selected clock divided by 4
#define     AT91C_PMC_PRES_CLK_8                (0x3UL <<  2) // (PMC) Selected clock divided by 8
#define     AT91C_PMC_PRES_CLK_16               (0x4UL <<  2) // (PMC) Selected clock divided by 16
#define     AT91C_PMC_PRES_CLK_32               (0x5UL <<  2) // (PMC) Selected clock divided by 32
#define     AT91C_PMC_PRES_CLK_64               (0x6UL <<  2) // (PMC) Selected clock divided by 64
// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- 
// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- 
#define AT91C_PMC_MAINSELS    (0x1UL <<  0) // (PMC) Main Clock Selection Status/Enable/Disable/Mask
#define AT91C_PMC_LOCK        (0x1UL <<  1) // (PMC) PLL Status/Enable/Disable/Mask
#define AT91C_PMC_MCKRDY      (0x1UL <<  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask
#define AT91C_PMC_PCK0RDY     (0x1UL <<  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask
#define AT91C_PMC_PCK1RDY     (0x1UL <<  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask
#define AT91C_PMC_PCK2RDY     (0x1UL << 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask
// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- 
// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- 
// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Reset Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_RSTC {
    AT91_REG     RSTC_RCR;     // Reset Control Register
    AT91_REG     RSTC_RSR;     // Reset Status Register
    AT91_REG     RSTC_RMR;     // Reset Mode Register
} AT91S_RSTC, *AT91PS_RSTC;
#else
#define RSTC_RCR        (AT91_CAST(AT91_REG *)     0x00000000) // (RSTC_RCR) Reset Control Register
#define RSTC_RSR        (AT91_CAST(AT91_REG *)     0x00000004) // (RSTC_RSR) Reset Status Register
#define RSTC_RMR        (AT91_CAST(AT91_REG *)     0x00000008) // (RSTC_RMR) Reset Mode Register

#endif
// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- 
#define AT91C_RSTC_PROCRST    (0x1UL <<  0) // (RSTC) Processor Reset
#define AT91C_RSTC_PERRST     (0x1UL <<  2) // (RSTC) Peripheral Reset
#define AT91C_RSTC_EXTRST     (0x1UL <<  3) // (RSTC) External Reset
#define AT91C_RSTC_KEY        (0xFFUL << 24) // (RSTC) Password
// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- 
#define AT91C_RSTC_URSTS      (0x1UL <<  0) // (RSTC) User Reset Status
#define AT91C_RSTC_BODSTS     (0x1UL <<  1) // (RSTC) Brownout Detection Status
#define AT91C_RSTC_RSTTYP     (0x7UL <<  8) // (RSTC) Reset Type
#define     AT91C_RSTC_RSTTYP_POWERUP              (0x0UL <<  8) // (RSTC) Power-up Reset. VDDCORE rising.
#define     AT91C_RSTC_RSTTYP_WAKEUP               (0x1UL <<  8) // (RSTC) WakeUp Reset. VDDCORE rising.
#define     AT91C_RSTC_RSTTYP_WATCHDOG             (0x2UL <<  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.
#define     AT91C_RSTC_RSTTYP_SOFTWARE             (0x3UL <<  8) // (RSTC) Software Reset. Processor reset required by the software.
#define     AT91C_RSTC_RSTTYP_USER                 (0x4UL <<  8) // (RSTC) User Reset. NRST pin detected low.
#define     AT91C_RSTC_RSTTYP_BROWNOUT             (0x5UL <<  8) // (RSTC) Brownout Reset occured.
#define AT91C_RSTC_NRSTL      (0x1UL << 16) // (RSTC) NRST pin level
#define AT91C_RSTC_SRCMP      (0x1UL << 17) // (RSTC) Software Reset Command in Progress.
// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- 
#define AT91C_RSTC_URSTEN     (0x1UL <<  0) // (RSTC) User Reset Enable
#define AT91C_RSTC_URSTIEN    (0x1UL <<  4) // (RSTC) User Reset Interrupt Enable
#define AT91C_RSTC_ERSTL      (0xFUL <<  8) // (RSTC) User Reset Length
#define AT91C_RSTC_BODIEN     (0x1UL << 16) // (RSTC) Brownout Detection Interrupt Enable

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Supply Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_SUPC {
    AT91_REG     SUPC_CR;     // Control Register
    AT91_REG     SUPC_BOMR;     // Brown Out Mode Register
    AT91_REG     SUPC_MR;     // Mode Register
    AT91_REG     SUPC_WUMR;     // Wake Up Mode Register
    AT91_REG     SUPC_WUIR;     // Wake Up Inputs Register
    AT91_REG     SUPC_SR;     // Status Register
    AT91_REG     SUPC_FWUTR;     // Flash Wake-up Timer Register
} AT91S_SUPC, *AT91PS_SUPC;
#else
#define SUPC_CR         (AT91_CAST(AT91_REG *)     0x00000000) // (SUPC_CR) Control Register
#define SUPC_BOMR       (AT91_CAST(AT91_REG *)     0x00000004) // (SUPC_BOMR) Brown Out Mode Register
#define SUPC_MR         (AT91_CAST(AT91_REG *)     0x00000008) // (SUPC_MR) Mode Register
#define SUPC_WUMR       (AT91_CAST(AT91_REG *)     0x0000000C) // (SUPC_WUMR) Wake Up Mode Register
#define SUPC_WUIR       (AT91_CAST(AT91_REG *)     0x00000010) // (SUPC_WUIR) Wake Up Inputs Register
#define SUPC_SR         (AT91_CAST(AT91_REG *)     0x00000014) // (SUPC_SR) Status Register
#define SUPC_FWUTR      (AT91_CAST(AT91_REG *)     0x00000018) // (SUPC_FWUTR) Flash Wake-up Timer Register

#endif
// -------- SUPC_CR : (SUPC Offset: 0x0) Control Register -------- 
#define AT91C_SUPC_SHDW       (0x1UL <<  0) // (SUPC) Shut Down Command
#define AT91C_SUPC_SHDWEOF    (0x1UL <<  1) // (SUPC) Shut Down after End Of Frame
#define AT91C_SUPC_VROFF      (0x1UL <<  2) // (SUPC) Voltage Regulator Off
#define AT91C_SUPC_XTALSEL    (0x1UL <<  3) // (SUPC) Crystal Oscillator Select
#define AT91C_SUPC_KEY        (0xFFUL << 24) // (SUPC) Supply Controller Writing Protection Key
// -------- SUPC_BOMR : (SUPC Offset: 0x4) Brown Out Mode Register -------- 
#define AT91C_SUPC_BODTH      (0xFUL <<  0) // (SUPC) Brown Out Threshold
#define AT91C_SUPC_BODSMPL    (0x7UL <<  8) // (SUPC) Brown Out Sampling Period
#define     AT91C_SUPC_BODSMPL_DISABLED             (0x0UL <<  8) // (SUPC) Brown Out Detector disabled
#define     AT91C_SUPC_BODSMPL_CONTINUOUS           (0x1UL <<  8) // (SUPC) Continuous Brown Out Detector
#define     AT91C_SUPC_BODSMPL_32_SLCK              (0x2UL <<  8) // (SUPC) Brown Out Detector enabled one SLCK period every 32 SLCK periods
#define     AT91C_SUPC_BODSMPL_256_SLCK             (0x3UL <<  8) // (SUPC) Brown Out Detector enabled one SLCK period every 256 SLCK periods
#define     AT91C_SUPC_BODSMPL_2048_SLCK            (0x4UL <<  8) // (SUPC) Brown Out Detector enabled one SLCK period every 2048 SLCK periods
#define AT91C_SUPC_BODRSTEN   (0x1UL << 12) // (SUPC) Brownout Reset Enable
// -------- SUPC_MR : (SUPC Offset: 0x8) Supply Controller Mode Register -------- 
#define AT91C_SUPC_LCDOUT     (0xFUL <<  0) // (SUPC) LCD Charge Pump Output Voltage Selection
#define AT91C_SUPC_LCDMODE    (0x3UL <<  4) // (SUPC) Segment LCD Supply Mode
#define     AT91C_SUPC_LCDMODE_OFF                  (0x0UL <<  4) // (SUPC) The internal and external supply sources are both deselected and the on-chip charge pump is turned off
#define     AT91C_SUPC_LCDMODE_OFF_AFTER_EOF        (0x1UL <<  4) // (SUPC) At the End Of Frame from LCD controller, the internal and external supply sources are both deselected and the on-chip charge pump is turned off
#define     AT91C_SUPC_LCDMODE_EXTERNAL             (0x2UL <<  4) // (SUPC) The external supply source is selected
#define     AT91C_SUPC_LCDMODE_INTERNAL             (0x3UL <<  4) // (SUPC) The internal supply source is selected and the on-chip charge pump is turned on
#define AT91C_SUPC_VRDEEP     (0x1UL <<  8) // (SUPC) Voltage Regulator Deep Mode
#define AT91C_SUPC_VRVDD      (0x7UL <<  9) // (SUPC) Voltage Regulator Output Voltage Selection
#define AT91C_SUPC_VRRSTEN    (0x1UL << 12) // (SUPC) Voltage Regulation Loss Reset Enable
#define AT91C_SUPC_SRAMON     (0x1UL << 17) // (SUPC) SRAM ON
#define AT91C_SUPC_RTCON      (0x1UL << 18) // (SUPC) Real Time Clock Power switch ON
#define AT91C_SUPC_FLASHON    (0x1UL << 19) // (SUPC) Flash Power switch On
#define AT91C_SUPC_BYPASS     (0x1UL << 20) // (SUPC) 32kHz oscillator bypass
#define AT91C_SUPC_MKEY       (0xFFUL << 24) // (SUPC) Supply Controller Writing Protection Key
// -------- SUPC_WUMR : (SUPC Offset: 0xc) Wake Up Mode Register -------- 
#define AT91C_SUPC_FWUPEN     (0x1UL <<  0) // (SUPC) Force Wake Up Enable
#define AT91C_SUPC_BODEN      (0x1UL <<  1) // (SUPC) Brown Out Wake Up Enable
#define AT91C_SUPC_RTTEN      (0x1UL <<  2) // (SUPC) Real Time Timer Wake Up Enable
#define AT91C_SUPC_RTCEN      (0x1UL <<  3) // (SUPC) Real Time Clock Wake Up Enable
#define AT91C_SUPC_FWUPDBC    (0x7UL <<  8) // (SUPC) Force Wake Up debouncer
#define     AT91C_SUPC_FWUPDBC_IMMEDIATE            (0x0UL <<  8) // (SUPC) Immediate, No debouncing, detected active at least one Slow clock edge
#define     AT91C_SUPC_FWUPDBC_3_SLCK               (0x1UL <<  8) // (SUPC) An enabled Wake Up input shall be low for at least 3 SLCK periods
#define     AT91C_SUPC_FWUPDBC_32_SLCK              (0x2UL <<  8) // (SUPC) An enabled Wake Up input  shall be low for at least 32 SLCK periods
#define     AT91C_SUPC_FWUPDBC_512_SLCK             (0x3UL <<  8) // (SUPC) An enabled Wake Up input  shall be low for at least 512 SLCK periods
#define     AT91C_SUPC_FWUPDBC_4096_SLCK            (0x4UL <<  8) // (SUPC) An enabled Wake Up input  shall be low for at least 4096 SLCK periods
#define     AT91C_SUPC_FWUPDBC_32768_SLCK           (0x5UL <<  8) // (SUPC) An enabled Wake Up input  shall be low for at least 32768 SLCK periods
#define AT91C_SUPC_WKUPDBC    (0x7UL << 12) // (SUPC) Force Wake Up debouncer
#define     AT91C_SUPC_WKUPDBC_IMMEDIATE            (0x0UL << 12) // (SUPC) Immediate, No debouncing, detected active at least one Slow clock edge
#define     AT91C_SUPC_WKUPDBC_3_SLCK               (0x1UL << 12) // (SUPC) FWUP shall be low for at least 3 SLCK periods
#define     AT91C_SUPC_WKUPDBC_32_SLCK              (0x2UL << 12) // (SUPC) FWUP shall be low for at least 32 SLCK periods
#define     AT91C_SUPC_WKUPDBC_512_SLCK             (0x3UL << 12) // (SUPC) FWUP shall be low for at least 512 SLCK periods
#define     AT91C_SUPC_WKUPDBC_4096_SLCK            (0x4UL << 12) // (SUPC) FWUP shall be low for at least 4096 SLCK periods
#define     AT91C_SUPC_WKUPDBC_32768_SLCK           (0x5UL << 12) // (SUPC) FWUP shall be low for at least 32768 SLCK periods
// -------- SUPC_WUIR : (SUPC Offset: 0x10) Wake Up Inputs Register -------- 
#define AT91C_SUPC_WKUPEN0    (0x1UL <<  0) // (SUPC) Wake Up Input Enable 0
#define AT91C_SUPC_WKUPEN1    (0x1UL <<  1) // (SUPC) Wake Up Input Enable 1
#define AT91C_SUPC_WKUPEN2    (0x1UL <<  2) // (SUPC) Wake Up Input Enable 2
#define AT91C_SUPC_WKUPEN3    (0x1UL <<  3) // (SUPC) Wake Up Input Enable 3
#define AT91C_SUPC_WKUPEN4    (0x1UL <<  4) // (SUPC) Wake Up Input Enable 4
#define AT91C_SUPC_WKUPEN5    (0x1UL <<  5) // (SUPC) Wake Up Input Enable 5
#define AT91C_SUPC_WKUPEN6    (0x1UL <<  6) // (SUPC) Wake Up Input Enable 6
#define AT91C_SUPC_WKUPEN7    (0x1UL <<  7) // (SUPC) Wake Up Input Enable 7
#define AT91C_SUPC_WKUPEN8    (0x1UL <<  8) // (SUPC) Wake Up Input Enable 8
#define AT91C_SUPC_WKUPEN9    (0x1UL <<  9) // (SUPC) Wake Up Input Enable 9
#define AT91C_SUPC_WKUPEN10   (0x1UL << 10) // (SUPC) Wake Up Input Enable 10
#define AT91C_SUPC_WKUPEN11   (0x1UL << 11) // (SUPC) Wake Up Input Enable 11
#define AT91C_SUPC_WKUPEN12   (0x1UL << 12) // (SUPC) Wake Up Input Enable 12
#define AT91C_SUPC_WKUPEN13   (0x1UL << 13) // (SUPC) Wake Up Input Enable 13
#define AT91C_SUPC_WKUPEN14   (0x1UL << 14) // (SUPC) Wake Up Input Enable 14
#define AT91C_SUPC_WKUPEN15   (0x1UL << 15) // (SUPC) Wake Up Input Enable 15
#define AT91C_SUPC_WKUPT0     (0x1UL << 16) // (SUPC) Wake Up Input Transition 0
#define AT91C_SUPC_WKUPT1     (0x1UL << 17) // (SUPC) Wake Up Input Transition 1
#define AT91C_SUPC_WKUPT2     (0x1UL << 18) // (SUPC) Wake Up Input Transition 2
#define AT91C_SUPC_WKUPT3     (0x1UL << 19) // (SUPC) Wake Up Input Transition 3
#define AT91C_SUPC_WKUPT4     (0x1UL << 20) // (SUPC) Wake Up Input Transition 4
#define AT91C_SUPC_WKUPT5     (0x1UL << 21) // (SUPC) Wake Up Input Transition 5
#define AT91C_SUPC_WKUPT6     (0x1UL << 22) // (SUPC) Wake Up Input Transition 6
#define AT91C_SUPC_WKUPT7     (0x1UL << 23) // (SUPC) Wake Up Input Transition 7
#define AT91C_SUPC_WKUPT8     (0x1UL << 24) // (SUPC) Wake Up Input Transition 8
#define AT91C_SUPC_WKUPT9     (0x1UL << 25) // (SUPC) Wake Up Input Transition 9
#define AT91C_SUPC_WKUPT10    (0x1UL << 26) // (SUPC) Wake Up Input Transition 10
#define AT91C_SUPC_WKUPT11    (0x1UL << 27) // (SUPC) Wake Up Input Transition 11
#define AT91C_SUPC_WKUPT12    (0x1UL << 28) // (SUPC) Wake Up Input Transition 12
#define AT91C_SUPC_WKUPT13    (0x1UL << 29) // (SUPC) Wake Up Input Transition 13
#define AT91C_SUPC_WKUPT14    (0x1UL << 30) // (SUPC) Wake Up Input Transition 14
#define AT91C_SUPC_WKUPT15    (0x1UL << 31) // (SUPC) Wake Up Input Transition 15
// -------- SUPC_SR : (SUPC Offset: 0x14) Status Register -------- 
#define AT91C_SUPC_FWUPS      (0x1UL <<  0) // (SUPC) Force Wake Up Status
#define AT91C_SUPC_WKUPS      (0x1UL <<  1) // (SUPC) Wake Up Status
#define AT91C_SUPC_BODWS      (0x1UL <<  2) // (SUPC) BOD Detection Wake Up Status
#define AT91C_SUPC_VRRSTS     (0x1UL <<  3) // (SUPC) Voltage regulation Loss Reset Status
#define AT91C_SUPC_BODRSTS    (0x1UL <<  4) // (SUPC) BOD detection Reset Status
#define AT91C_SUPC_BODS       (0x1UL <<  5) // (SUPC) BOD Status
#define AT91C_SUPC_BROWNOUT   (0x1UL <<  6) // (SUPC) BOD Output Status
#define AT91C_SUPC_OSCSEL     (0x1UL <<  7) // (SUPC) 32kHz Oscillator Selection Status
#define AT91C_SUPC_LCDS       (0x1UL <<  8) // (SUPC) LCD Status
#define AT91C_SUPC_GPBRS      (0x1UL <<  9) // (SUPC) General Purpose Back-up registers Status
#define AT91C_SUPC_RTS        (0x1UL << 10) // (SUPC) Clock Status
#define AT91C_SUPC_FLASHS     (0x1UL << 11) // (SUPC) FLASH Memory Status
#define AT91C_SUPC_WKUPIS0    (0x1UL << 16) // (SUPC) WKUP Input 0 Status
#define AT91C_SUPC_WKUPIS1    (0x1UL << 17) // (SUPC) WKUP Input 1 Status
#define AT91C_SUPC_WKUPIS2    (0x1UL << 18) // (SUPC) WKUP Input 2 Status
#define AT91C_SUPC_WKUPIS3    (0x1UL << 19) // (SUPC) WKUP Input 3 Status
#define AT91C_SUPC_WKUPIS4    (0x1UL << 20) // (SUPC) WKUP Input 4 Status
#define AT91C_SUPC_WKUPIS5    (0x1UL << 21) // (SUPC) WKUP Input 5 Status
#define AT91C_SUPC_WKUPIS6    (0x1UL << 22) // (SUPC) WKUP Input 6 Status
#define AT91C_SUPC_WKUPIS7    (0x1UL << 23) // (SUPC) WKUP Input 7 Status
#define AT91C_SUPC_WKUPIS8    (0x1UL << 24) // (SUPC) WKUP Input 8 Status
#define AT91C_SUPC_WKUPIS9    (0x1UL << 25) // (SUPC) WKUP Input 9 Status
#define AT91C_SUPC_WKUPIS10   (0x1UL << 26) // (SUPC) WKUP Input 10 Status
#define AT91C_SUPC_WKUPIS11   (0x1UL << 27) // (SUPC) WKUP Input 11 Status
#define AT91C_SUPC_WKUPIS12   (0x1UL << 28) // (SUPC) WKUP Input 12 Status
#define AT91C_SUPC_WKUPIS13   (0x1UL << 29) // (SUPC) WKUP Input 13 Status
#define AT91C_SUPC_WKUPIS14   (0x1UL << 30) // (SUPC) WKUP Input 14 Status
#define AT91C_SUPC_WKUPIS15   (0x1UL << 31) // (SUPC) WKUP Input 15 Status
// -------- SUPC_FWUTR : (SUPC Offset: 0x18) Flash Wake Up Timer Register -------- 
#define AT91C_SUPC_FWUT       (0x3FFUL <<  0) // (SUPC) Flash Wake Up Timer

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_RTTC {
    AT91_REG     RTTC_RTMR;     // Real-time Mode Register
    AT91_REG     RTTC_RTAR;     // Real-time Alarm Register
    AT91_REG     RTTC_RTVR;     // Real-time Value Register
    AT91_REG     RTTC_RTSR;     // Real-time Status Register
} AT91S_RTTC, *AT91PS_RTTC;
#else
#define RTTC_RTMR       (AT91_CAST(AT91_REG *)     0x00000000) // (RTTC_RTMR) Real-time Mode Register
#define RTTC_RTAR       (AT91_CAST(AT91_REG *)     0x00000004) // (RTTC_RTAR) Real-time Alarm Register
#define RTTC_RTVR       (AT91_CAST(AT91_REG *)     0x00000008) // (RTTC_RTVR) Real-time Value Register
#define RTTC_RTSR       (AT91_CAST(AT91_REG *)     0x0000000C) // (RTTC_RTSR) Real-time Status Register

#endif
// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- 
#define AT91C_RTTC_RTPRES     (0xFFFFUL <<  0) // (RTTC) Real-time Timer Prescaler Value
#define AT91C_RTTC_ALMIEN     (0x1UL << 16) // (RTTC) Alarm Interrupt Enable
#define AT91C_RTTC_RTTINCIEN  (0x1UL << 17) // (RTTC) Real Time Timer Increment Interrupt Enable
#define AT91C_RTTC_RTTRST     (0x1UL << 18) // (RTTC) Real Time Timer Restart
// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- 
#define AT91C_RTTC_ALMV       (0x0UL <<  0) // (RTTC) Alarm Value
// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- 
#define AT91C_RTTC_CRTV       (0x0UL <<  0) // (RTTC) Current Real-time Value
// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- 
#define AT91C_RTTC_ALMS       (0x1UL <<  0) // (RTTC) Real-time Alarm Status
#define AT91C_RTTC_RTTINC     (0x1UL <<  1) // (RTTC) Real-time Timer Increment

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PITC {
    AT91_REG     PITC_PIMR;     // Period Interval Mode Register
    AT91_REG     PITC_PISR;     // Period Interval Status Register
    AT91_REG     PITC_PIVR;     // Period Interval Value Register
    AT91_REG     PITC_PIIR;     // Period Interval Image Register
} AT91S_PITC, *AT91PS_PITC;
#else
#define PITC_PIMR       (AT91_CAST(AT91_REG *)     0x00000000) // (PITC_PIMR) Period Interval Mode Register
#define PITC_PISR       (AT91_CAST(AT91_REG *)     0x00000004) // (PITC_PISR) Period Interval Status Register
#define PITC_PIVR       (AT91_CAST(AT91_REG *)     0x00000008) // (PITC_PIVR) Period Interval Value Register
#define PITC_PIIR       (AT91_CAST(AT91_REG *)     0x0000000C) // (PITC_PIIR) Period Interval Image Register

#endif
// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- 
#define AT91C_PITC_PIV        (0xFFFFFUL <<  0) // (PITC) Periodic Interval Value
#define AT91C_PITC_PITEN      (0x1UL << 24) // (PITC) Periodic Interval Timer Enabled
#define AT91C_PITC_PITIEN     (0x1UL << 25) // (PITC) Periodic Interval Timer Interrupt Enable
// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- 
#define AT91C_PITC_PITS       (0x1UL <<  0) // (PITC) Periodic Interval Timer Status
// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- 
#define AT91C_PITC_CPIV       (0xFFFFFUL <<  0) // (PITC) Current Periodic Interval Value
#define AT91C_PITC_PICNT      (0xFFFUL << 20) // (PITC) Periodic Interval Counter
// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_WDTC {
    AT91_REG     WDTC_WDCR;     // Watchdog Control Register
    AT91_REG     WDTC_WDMR;     // Watchdog Mode Register
    AT91_REG     WDTC_WDSR;     // Watchdog Status Register
} AT91S_WDTC, *AT91PS_WDTC;
#else
#define WDTC_WDCR       (AT91_CAST(AT91_REG *)     0x00000000) // (WDTC_WDCR) Watchdog Control Register
#define WDTC_WDMR       (AT91_CAST(AT91_REG *)     0x00000004) // (WDTC_WDMR) Watchdog Mode Register
#define WDTC_WDSR       (AT91_CAST(AT91_REG *)     0x00000008) // (WDTC_WDSR) Watchdog Status Register

#endif
// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- 
#define AT91C_WDTC_WDRSTT     (0x1UL <<  0) // (WDTC) Watchdog Restart
#define AT91C_WDTC_KEY        (0xFFUL << 24) // (WDTC) Watchdog KEY Password
// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- 
#define AT91C_WDTC_WDV        (0xFFFUL <<  0) // (WDTC) Watchdog Timer Restart
#define AT91C_WDTC_WDFIEN     (0x1UL << 12) // (WDTC) Watchdog Fault Interrupt Enable
#define AT91C_WDTC_WDRSTEN    (0x1UL << 13) // (WDTC) Watchdog Reset Enable
#define AT91C_WDTC_WDRPROC    (0x1UL << 14) // (WDTC) Watchdog Timer Restart
#define AT91C_WDTC_WDDIS      (0x1UL << 15) // (WDTC) Watchdog Disable
#define AT91C_WDTC_WDD        (0xFFFUL << 16) // (WDTC) Watchdog Delta Value
#define AT91C_WDTC_WDDBGHLT   (0x1UL << 28) // (WDTC) Watchdog Debug Halt
#define AT91C_WDTC_WDIDLEHLT  (0x1UL << 29) // (WDTC) Watchdog Idle Halt
// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- 
#define AT91C_WDTC_WDUNF      (0x1UL <<  0) // (WDTC) Watchdog Underflow
#define AT91C_WDTC_WDERR      (0x1UL <<  1) // (WDTC) Watchdog Error

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Real-time Clock Alarm and Parallel Load Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_RTC {
    AT91_REG     RTC_CR;     // Control Register
    AT91_REG     RTC_MR;     // Mode Register
    AT91_REG     RTC_TIMR;     // Time Register
    AT91_REG     RTC_CALR;     // Calendar Register
    AT91_REG     RTC_TIMALR;     // Time Alarm Register
    AT91_REG     RTC_CALALR;     // Calendar Alarm Register
    AT91_REG     RTC_SR;     // Status Register
    AT91_REG     RTC_SCCR;     // Status Clear Command Register
    AT91_REG     RTC_IER;     // Interrupt Enable Register
    AT91_REG     RTC_IDR;     // Interrupt Disable Register
    AT91_REG     RTC_IMR;     // Interrupt Mask Register
    AT91_REG     RTC_VER;     // Valid Entry Register
} AT91S_RTC, *AT91PS_RTC;
#else
#define RTC_CR          (AT91_CAST(AT91_REG *)     0x00000000) // (RTC_CR) Control Register
#define RTC_MR          (AT91_CAST(AT91_REG *)     0x00000004) // (RTC_MR) Mode Register
#define RTC_TIMR        (AT91_CAST(AT91_REG *)     0x00000008) // (RTC_TIMR) Time Register
#define RTC_CALR        (AT91_CAST(AT91_REG *)     0x0000000C) // (RTC_CALR) Calendar Register
#define RTC_TIMALR      (AT91_CAST(AT91_REG *)     0x00000010) // (RTC_TIMALR) Time Alarm Register
#define RTC_CALALR      (AT91_CAST(AT91_REG *)     0x00000014) // (RTC_CALALR) Calendar Alarm Register
#define RTC_SR          (AT91_CAST(AT91_REG *)     0x00000018) // (RTC_SR) Status Register
#define RTC_SCCR        (AT91_CAST(AT91_REG *)     0x0000001C) // (RTC_SCCR) Status Clear Command Register
#define RTC_IER         (AT91_CAST(AT91_REG *)     0x00000020) // (RTC_IER) Interrupt Enable Register
#define RTC_IDR         (AT91_CAST(AT91_REG *)     0x00000024) // (RTC_IDR) Interrupt Disable Register
#define RTC_IMR         (AT91_CAST(AT91_REG *)     0x00000028) // (RTC_IMR) Interrupt Mask Register
#define RTC_VER         (AT91_CAST(AT91_REG *)     0x0000002C) // (RTC_VER) Valid Entry Register

#endif
// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register -------- 
#define AT91C_RTC_UPDTIM      (0x1UL <<  0) // (RTC) Update Request Time Register
#define AT91C_RTC_UPDCAL      (0x1UL <<  1) // (RTC) Update Request Calendar Register
#define AT91C_RTC_TIMEVSEL    (0x3UL <<  8) // (RTC) Time Event Selection
#define     AT91C_RTC_TIMEVSEL_MINUTE               (0x0UL <<  8) // (RTC) Minute change.
#define     AT91C_RTC_TIMEVSEL_HOUR                 (0x1UL <<  8) // (RTC) Hour change.
#define     AT91C_RTC_TIMEVSEL_DAY24                (0x2UL <<  8) // (RTC) Every day at midnight.
#define     AT91C_RTC_TIMEVSEL_DAY12                (0x3UL <<  8) // (RTC) Every day at noon.
#define AT91C_RTC_CALEVSEL    (0x3UL << 16) // (RTC) Calendar Event Selection
#define     AT91C_RTC_CALEVSEL_WEEK                 (0x0UL << 16) // (RTC) Week change (every Monday at time 00:00:00).
#define     AT91C_RTC_CALEVSEL_MONTH                (0x1UL << 16) // (RTC) Month change (every 01 of each month at time 00:00:00).
#define     AT91C_RTC_CALEVSEL_YEAR                 (0x2UL << 16) // (RTC) Year change (every January 1 at time 00:00:00).
// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register -------- 
#define AT91C_RTC_HRMOD       (0x1UL <<  0) // (RTC) 12-24 hour Mode
// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register -------- 
#define AT91C_RTC_SEC         (0x7FUL <<  0) // (RTC) Current Second
#define AT91C_RTC_MIN         (0x7FUL <<  8) // (RTC) Current Minute
#define AT91C_RTC_HOUR        (0x3FUL << 16) // (RTC) Current Hour
#define AT91C_RTC_AMPM        (0x1UL << 22) // (RTC) Ante Meridiem, Post Meridiem Indicator
// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register -------- 
#define AT91C_RTC_CENT        (0x3FUL <<  0) // (RTC) Current Century
#define AT91C_RTC_YEAR        (0xFFUL <<  8) // (RTC) Current Year
#define AT91C_RTC_MONTH       (0x1FUL << 16) // (RTC) Current Month
#define AT91C_RTC_DAY         (0x7UL << 21) // (RTC) Current Day
#define AT91C_RTC_DATE        (0x3FUL << 24) // (RTC) Current Date
// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register -------- 
#define AT91C_RTC_SECEN       (0x1UL <<  7) // (RTC) Second Alarm Enable
#define AT91C_RTC_MINEN       (0x1UL << 15) // (RTC) Minute Alarm
#define AT91C_RTC_HOUREN      (0x1UL << 23) // (RTC) Current Hour
// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register -------- 
#define AT91C_RTC_MONTHEN     (0x1UL << 23) // (RTC) Month Alarm Enable
#define AT91C_RTC_DATEEN      (0x1UL << 31) // (RTC) Date Alarm Enable
// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register -------- 
#define AT91C_RTC_ACKUPD      (0x1UL <<  0) // (RTC) Acknowledge for Update
#define AT91C_RTC_ALARM       (0x1UL <<  1) // (RTC) Alarm Flag
#define AT91C_RTC_SECEV       (0x1UL <<  2) // (RTC) Second Event
#define AT91C_RTC_TIMEV       (0x1UL <<  3) // (RTC) Time Event
#define AT91C_RTC_CALEV       (0x1UL <<  4) // (RTC) Calendar event
// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register -------- 
// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register -------- 
// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register -------- 
// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register -------- 
// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register -------- 
#define AT91C_RTC_NVTIM       (0x1UL <<  0) // (RTC) Non valid Time
#define AT91C_RTC_NVCAL       (0x1UL <<  1) // (RTC) Non valid Calendar
#define AT91C_RTC_NVTIMALR    (0x1UL <<  2) // (RTC) Non valid time Alarm
#define AT91C_RTC_NVCALALR    (0x1UL <<  3) // (RTC) Nonvalid Calendar Alarm

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Memory Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_MC {
    AT91_REG     MC_RCR;     // MC Remap Control Register
    AT91_REG     MC_ASR;     // MC Abort Status Register
    AT91_REG     MC_AASR;     // MC Abort Address Status Register
    AT91_REG     Reserved0[21];     // 
    AT91_REG     MC_FMR;     // MC Flash Mode Register
    AT91_REG     MC_FCR;     // MC Flash Command Register
    AT91_REG     MC_FSR;     // MC Flash Status Register
    AT91_REG     MC_FRR;     // MC Flash Result Register
} AT91S_MC, *AT91PS_MC;
#else
#define MC_RCR          (AT91_CAST(AT91_REG *)     0x00000000) // (MC_RCR) MC Remap Control Register
#define MC_ASR          (AT91_CAST(AT91_REG *)     0x00000004) // (MC_ASR) MC Abort Status Register
#define MC_AASR         (AT91_CAST(AT91_REG *)     0x00000008) // (MC_AASR) MC Abort Address Status Register
#define MC_FMR          (AT91_CAST(AT91_REG *)     0x00000060) // (MC_FMR) MC Flash Mode Register
#define MC_FCR          (AT91_CAST(AT91_REG *)     0x00000064) // (MC_FCR) MC Flash Command Register
#define MC_FSR          (AT91_CAST(AT91_REG *)     0x00000068) // (MC_FSR) MC Flash Status Register
#define MC_FRR          (AT91_CAST(AT91_REG *)     0x0000006C) // (MC_FRR) MC Flash Result Register

#endif
// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- 
#define AT91C_MC_RCB          (0x1UL <<  0) // (MC) Remap Command Bit
// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- 
#define AT91C_MC_UNDADD       (0x1UL <<  0) // (MC) Undefined Addess Abort Status
#define AT91C_MC_MISADD       (0x1UL <<  1) // (MC) Misaligned Addess Abort Status
#define AT91C_MC_ABTSZ        (0x3UL <<  8) // (MC) Abort Size Status
#define     AT91C_MC_ABTSZ_BYTE                 (0x0UL <<  8) // (MC) Byte
#define     AT91C_MC_ABTSZ_HWORD                (0x1UL <<  8) // (MC) Half-word
#define     AT91C_MC_ABTSZ_WORD                 (0x2UL <<  8) // (MC) Word
#define AT91C_MC_ABTTYP       (0x3UL << 10) // (MC) Abort Type Status
#define     AT91C_MC_ABTTYP_DATAR                (0x0UL << 10) // (MC) Data Read
#define     AT91C_MC_ABTTYP_DATAW                (0x1UL << 10) // (MC) Data Write
#define     AT91C_MC_ABTTYP_FETCH                (0x2UL << 10) // (MC) Code Fetch
#define AT91C_MC_MST0         (0x1UL << 16) // (MC) Master 0 Abort Source
#define AT91C_MC_MST1         (0x1UL << 17) // (MC) Master 1 Abort Source
#define AT91C_MC_SVMST0       (0x1UL << 24) // (MC) Saved Master 0 Abort Source
#define AT91C_MC_SVMST1       (0x1UL << 25) // (MC) Saved Master 1 Abort Source
// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- 
#define AT91C_MC_FRDY         (0x1UL <<  0) // (MC) Ready Interrupt Enable
#define AT91C_MC_FWS          (0xFUL <<  8) // (MC) Flash Wait State
#define     AT91C_MC_FWS_0FWS                 (0x0UL <<  8) // (MC) 0 Wait State
#define     AT91C_MC_FWS_1FWS                 (0x1UL <<  8) // (MC) 1 Wait State
#define     AT91C_MC_FWS_2FWS                 (0x2UL <<  8) // (MC) 2 Wait States
#define     AT91C_MC_FWS_3FWS                 (0x3UL <<  8) // (MC) 3 Wait States
// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- 
#define AT91C_MC_FCMD         (0xFFUL <<  0) // (MC) Flash Command
#define     AT91C_MC_FCMD_GETD                 (0x0UL) // (MC) Get Flash Descriptor
#define     AT91C_MC_FCMD_WP                   (0x1UL) // (MC) Write Page
#define     AT91C_MC_FCMD_WPL                  (0x2UL) // (MC) Write Page and Lock
#define     AT91C_MC_FCMD_EWP                  (0x3UL) // (MC) Erase Page and Write Page
#define     AT91C_MC_FCMD_EWPL                 (0x4UL) // (MC) Erase Page and Write Page then Lock
#define     AT91C_MC_FCMD_EA                   (0x5UL) // (MC) Erase All
#define     AT91C_MC_FCMD_EPL                  (0x6UL) // (MC) Erase Plane
#define     AT91C_MC_FCMD_EPA                  (0x7UL) // (MC) Erase Pages
#define     AT91C_MC_FCMD_SLB                  (0x8UL) // (MC) Set Lock Bit
#define     AT91C_MC_FCMD_CLB                  (0x9UL) // (MC) Clear Lock Bit
#define     AT91C_MC_FCMD_GLB                  (0xAUL) // (MC) Get Lock Bit
#define     AT91C_MC_FCMD_SFB                  (0xBUL) // (MC) Set Fuse Bit
#define     AT91C_MC_FCMD_CFB                  (0xCUL) // (MC) Clear Fuse Bit
#define     AT91C_MC_FCMD_GFB                  (0xDUL) // (MC) Get Fuse Bit
#define AT91C_MC_FARG         (0xFFFFUL <<  8) // (MC) Flash Command Argument
#define AT91C_MC_KEY          (0xFFUL << 24) // (MC) Writing Protect Key
// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- 
#define AT91C_MC_FRDY_S       (0x1UL <<  0) // (MC) Flash Ready Status
#define AT91C_MC_FCMDE        (0x1UL <<  1) // (MC) Flash Command Error Status
#define AT91C_MC_LOCKE        (0x1UL <<  2) // (MC) Flash Lock Error Status

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_SPI {
    AT91_REG     SPI_CR;     // Control Register
    AT91_REG     SPI_MR;     // Mode Register
    AT91_REG     SPI_RDR;     // Receive Data Register
    AT91_REG     SPI_TDR;     // Transmit Data Register
    AT91_REG     SPI_SR;     // Status Register
    AT91_REG     SPI_IER;     // Interrupt Enable Register
    AT91_REG     SPI_IDR;     // Interrupt Disable Register
    AT91_REG     SPI_IMR;     // Interrupt Mask Register
    AT91_REG     Reserved0[4];     // 
    AT91_REG     SPI_CSR[4];     // Chip Select Register
    AT91_REG     Reserved1[48];     // 
    AT91_REG     SPI_RPR;     // Receive Pointer Register
    AT91_REG     SPI_RCR;     // Receive Counter Register
    AT91_REG     SPI_TPR;     // Transmit Pointer Register
    AT91_REG     SPI_TCR;     // Transmit Counter Register
    AT91_REG     SPI_RNPR;     // Receive Next Pointer Register
    AT91_REG     SPI_RNCR;     // Receive Next Counter Register
    AT91_REG     SPI_TNPR;     // Transmit Next Pointer Register
    AT91_REG     SPI_TNCR;     // Transmit Next Counter Register
    AT91_REG     SPI_PTCR;     // PDC Transfer Control Register
    AT91_REG     SPI_PTSR;     // PDC Transfer Status Register
} AT91S_SPI, *AT91PS_SPI;
#else
#define SPI_CR          (AT91_CAST(AT91_REG *)     0x00000000) // (SPI_CR) Control Register
#define SPI_MR          (AT91_CAST(AT91_REG *)     0x00000004) // (SPI_MR) Mode Register
#define SPI_RDR         (AT91_CAST(AT91_REG *)     0x00000008) // (SPI_RDR) Receive Data Register
#define SPI_TDR         (AT91_CAST(AT91_REG *)     0x0000000C) // (SPI_TDR) Transmit Data Register
#define SPI_SR          (AT91_CAST(AT91_REG *)     0x00000010) // (SPI_SR) Status Register
#define SPI_IER         (AT91_CAST(AT91_REG *)     0x00000014) // (SPI_IER) Interrupt Enable Register
#define SPI_IDR         (AT91_CAST(AT91_REG *)     0x00000018) // (SPI_IDR) Interrupt Disable Register
#define SPI_IMR         (AT91_CAST(AT91_REG *)     0x0000001C) // (SPI_IMR) Interrupt Mask Register
#define SPI_CSR         (AT91_CAST(AT91_REG *)     0x00000030) // (SPI_CSR) Chip Select Register

#endif
// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- 
#define AT91C_SPI_SPIEN       (0x1UL <<  0) // (SPI) SPI Enable
#define AT91C_SPI_SPIDIS      (0x1UL <<  1) // (SPI) SPI Disable
#define AT91C_SPI_SWRST       (0x1UL <<  7) // (SPI) SPI Software reset
#define AT91C_SPI_LASTXFER    (0x1UL << 24) // (SPI) SPI Last Transfer
// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- 
#define AT91C_SPI_MSTR        (0x1UL <<  0) // (SPI) Master/Slave Mode
#define AT91C_SPI_PS          (0x1UL <<  1) // (SPI) Peripheral Select
#define     AT91C_SPI_PS_FIXED                (0x0UL <<  1) // (SPI) Fixed Peripheral Select
#define     AT91C_SPI_PS_VARIABLE             (0x1UL <<  1) // (SPI) Variable Peripheral Select
#define AT91C_SPI_PCSDEC      (0x1UL <<  2) // (SPI) Chip Select Decode
#define AT91C_SPI_FDIV        (0x1UL <<  3) // (SPI) Clock Selection
#define AT91C_SPI_MODFDIS     (0x1UL <<  4) // (SPI) Mode Fault Detection
#define AT91C_SPI_LLB         (0x1UL <<  7) // (SPI) Clock Selection
#define AT91C_SPI_PCS         (0xFUL << 16) // (SPI) Peripheral Chip Select
#define AT91C_SPI_DLYBCS      (0xFFUL << 24) // (SPI) Delay Between Chip Selects
// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- 
#define AT91C_SPI_RD          (0xFFFFUL <<  0) // (SPI) Receive Data
#define AT91C_SPI_RPCS        (0xFUL << 16) // (SPI) Peripheral Chip Select Status
// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- 
#define AT91C_SPI_TD          (0xFFFFUL <<  0) // (SPI) Transmit Data
#define AT91C_SPI_TPCS        (0xFUL << 16) // (SPI) Peripheral Chip Select Status
// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- 
#define AT91C_SPI_RDRF        (0x1UL <<  0) // (SPI) Receive Data Register Full
#define AT91C_SPI_TDRE        (0x1UL <<  1) // (SPI) Transmit Data Register Empty
#define AT91C_SPI_MODF        (0x1UL <<  2) // (SPI) Mode Fault Error
#define AT91C_SPI_OVRES       (0x1UL <<  3) // (SPI) Overrun Error Status
#define AT91C_SPI_ENDRX       (0x1UL <<  4) // (SPI) End of Receiver Transfer
#define AT91C_SPI_ENDTX       (0x1UL <<  5) // (SPI) End of Receiver Transfer
#define AT91C_SPI_RXBUFF      (0x1UL <<  6) // (SPI) RXBUFF Interrupt
#define AT91C_SPI_TXBUFE      (0x1UL <<  7) // (SPI) TXBUFE Interrupt
#define AT91C_SPI_NSSR        (0x1UL <<  8) // (SPI) NSSR Interrupt
#define AT91C_SPI_TXEMPTY     (0x1UL <<  9) // (SPI) TXEMPTY Interrupt
#define AT91C_SPI_SPIENS      (0x1UL << 16) // (SPI) Enable Status
// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- 
// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- 
// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- 
// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- 
#define AT91C_SPI_CPOL        (0x1UL <<  0) // (SPI) Clock Polarity
#define AT91C_SPI_NCPHA       (0x1UL <<  1) // (SPI) Clock Phase
#define AT91C_SPI_CSAAT       (0x1UL <<  3) // (SPI) Chip Select Active After Transfer
#define AT91C_SPI_BITS        (0xFUL <<  4) // (SPI) Bits Per Transfer
#define     AT91C_SPI_BITS_8                    (0x0UL <<  4) // (SPI) 8 Bits Per transfer
#define     AT91C_SPI_BITS_9                    (0x1UL <<  4) // (SPI) 9 Bits Per transfer
#define     AT91C_SPI_BITS_10                   (0x2UL <<  4) // (SPI) 10 Bits Per transfer
#define     AT91C_SPI_BITS_11                   (0x3UL <<  4) // (SPI) 11 Bits Per transfer
#define     AT91C_SPI_BITS_12                   (0x4UL <<  4) // (SPI) 12 Bits Per transfer
#define     AT91C_SPI_BITS_13                   (0x5UL <<  4) // (SPI) 13 Bits Per transfer
#define     AT91C_SPI_BITS_14                   (0x6UL <<  4) // (SPI) 14 Bits Per transfer
#define     AT91C_SPI_BITS_15                   (0x7UL <<  4) // (SPI) 15 Bits Per transfer
#define     AT91C_SPI_BITS_16                   (0x8UL <<  4) // (SPI) 16 Bits Per transfer
#define AT91C_SPI_SCBR        (0xFFUL <<  8) // (SPI) Serial Clock Baud Rate
#define AT91C_SPI_DLYBS       (0xFFUL << 16) // (SPI) Delay Before SPCK
#define AT91C_SPI_DLYBCT      (0xFFUL << 24) // (SPI) Delay Between Consecutive Transfers

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Usart
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_USART {
    AT91_REG     US_CR;     // Control Register
    AT91_REG     US_MR;     // Mode Register
    AT91_REG     US_IER;     // Interrupt Enable Register
    AT91_REG     US_IDR;     // Interrupt Disable Register
    AT91_REG     US_IMR;     // Interrupt Mask Register
    AT91_REG     US_CSR;     // Channel Status Register
    AT91_REG     US_RHR;     // Receiver Holding Register
    AT91_REG     US_THR;     // Transmitter Holding Register
    AT91_REG     US_BRGR;     // Baud Rate Generator Register
    AT91_REG     US_RTOR;     // Receiver Time-out Register
    AT91_REG     US_TTGR;     // Transmitter Time-guard Register
    AT91_REG     Reserved0[5];     // 
    AT91_REG     US_FIDI;     // FI_DI_Ratio Register
    AT91_REG     US_NER;     // Nb Errors Register
    AT91_REG     Reserved1[1];     // 
    AT91_REG     US_IF;     // IRDA_FILTER Register
    AT91_REG     Reserved2[44];     // 
    AT91_REG     US_RPR;     // Receive Pointer Register
    AT91_REG     US_RCR;     // Receive Counter Register
    AT91_REG     US_TPR;     // Transmit Pointer Register
    AT91_REG     US_TCR;     // Transmit Counter Register
    AT91_REG     US_RNPR;     // Receive Next Pointer Register
    AT91_REG     US_RNCR;     // Receive Next Counter Register
    AT91_REG     US_TNPR;     // Transmit Next Pointer Register
    AT91_REG     US_TNCR;     // Transmit Next Counter Register
    AT91_REG     US_PTCR;     // PDC Transfer Control Register
    AT91_REG     US_PTSR;     // PDC Transfer Status Register
} AT91S_USART, *AT91PS_USART;
#else
#define US_CR           (AT91_CAST(AT91_REG *)     0x00000000) // (US_CR) Control Register
#define US_MR           (AT91_CAST(AT91_REG *)     0x00000004) // (US_MR) Mode Register
#define US_IER          (AT91_CAST(AT91_REG *)     0x00000008) // (US_IER) Interrupt Enable Register
#define US_IDR          (AT91_CAST(AT91_REG *)     0x0000000C) // (US_IDR) Interrupt Disable Register
#define US_IMR          (AT91_CAST(AT91_REG *)     0x00000010) // (US_IMR) Interrupt Mask Register
#define US_CSR          (AT91_CAST(AT91_REG *)     0x00000014) // (US_CSR) Channel Status Register
#define US_RHR          (AT91_CAST(AT91_REG *)     0x00000018) // (US_RHR) Receiver Holding Register
#define US_THR          (AT91_CAST(AT91_REG *)     0x0000001C) // (US_THR) Transmitter Holding Register
#define US_BRGR         (AT91_CAST(AT91_REG *)     0x00000020) // (US_BRGR) Baud Rate Generator Register
#define US_RTOR         (AT91_CAST(AT91_REG *)     0x00000024) // (US_RTOR) Receiver Time-out Register
#define US_TTGR         (AT91_CAST(AT91_REG *)     0x00000028) // (US_TTGR) Transmitter Time-guard Register
#define US_FIDI         (AT91_CAST(AT91_REG *)     0x00000040) // (US_FIDI) FI_DI_Ratio Register
#define US_NER          (AT91_CAST(AT91_REG *)     0x00000044) // (US_NER) Nb Errors Register
#define US_IF           (AT91_CAST(AT91_REG *)     0x0000004C) // (US_IF) IRDA_FILTER Register

#endif
// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- 
#define AT91C_US_STTBRK       (0x1UL <<  9) // (USART) Start Break
#define AT91C_US_STPBRK       (0x1UL << 10) // (USART) Stop Break
#define AT91C_US_STTTO        (0x1UL << 11) // (USART) Start Time-out
#define AT91C_US_SENDA        (0x1UL << 12) // (USART) Send Address
#define AT91C_US_RSTIT        (0x1UL << 13) // (USART) Reset Iterations
#define AT91C_US_RSTNACK      (0x1UL << 14) // (USART) Reset Non Acknowledge
#define AT91C_US_RETTO        (0x1UL << 15) // (USART) Rearm Time-out
#define AT91C_US_DTREN        (0x1UL << 16) // (USART) Data Terminal ready Enable
#define AT91C_US_DTRDIS       (0x1UL << 17) // (USART) Data Terminal ready Disable
#define AT91C_US_RTSEN        (0x1UL << 18) // (USART) Request to Send enable
#define AT91C_US_RTSDIS       (0x1UL << 19) // (USART) Request to Send Disable
// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- 
#define AT91C_US_USMODE       (0xFUL <<  0) // (USART) Usart mode
#define     AT91C_US_USMODE_NORMAL               (0x0UL) // (USART) Normal
#define     AT91C_US_USMODE_RS485                (0x1UL) // (USART) RS485
#define     AT91C_US_USMODE_HWHSH                (0x2UL) // (USART) Hardware Handshaking
#define     AT91C_US_USMODE_MODEM                (0x3UL) // (USART) Modem
#define     AT91C_US_USMODE_ISO7816_0            (0x4UL) // (USART) ISO7816 protocol: T = 0
#define     AT91C_US_USMODE_ISO7816_1            (0x6UL) // (USART) ISO7816 protocol: T = 1
#define     AT91C_US_USMODE_IRDA                 (0x8UL) // (USART) IrDA
#define     AT91C_US_USMODE_SWHSH                (0xCUL) // (USART) Software Handshaking
#define AT91C_US_CLKS         (0x3UL <<  4) // (USART) Clock Selection (Baud Rate generator Input Clock
#define     AT91C_US_CLKS_CLOCK                (0x0UL <<  4) // (USART) Clock
#define     AT91C_US_CLKS_FDIV1                (0x1UL <<  4) // (USART) fdiv1
#define     AT91C_US_CLKS_SLOW                 (0x2UL <<  4) // (USART) slow_clock (ARM)
#define     AT91C_US_CLKS_EXT                  (0x3UL <<  4) // (USART) External (SCK)
#define AT91C_US_CHRL         (0x3UL <<  6) // (USART) Clock Selection (Baud Rate generator Input Clock
#define     AT91C_US_CHRL_5_BITS               (0x0UL <<  6) // (USART) Character Length: 5 bits
#define     AT91C_US_CHRL_6_BITS               (0x1UL <<  6) // (USART) Character Length: 6 bits
#define     AT91C_US_CHRL_7_BITS               (0x2UL <<  6) // (USART) Character Length: 7 bits
#define     AT91C_US_CHRL_8_BITS               (0x3UL <<  6) // (USART) Character Length: 8 bits
#define AT91C_US_SYNC         (0x1UL <<  8) // (USART) Synchronous Mode Select
#define AT91C_US_NBSTOP       (0x3UL << 12) // (USART) Number of Stop bits
#define     AT91C_US_NBSTOP_1_BIT                (0x0UL << 12) // (USART) 1 stop bit
#define     AT91C_US_NBSTOP_15_BIT               (0x1UL << 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits
#define     AT91C_US_NBSTOP_2_BIT                (0x2UL << 12) // (USART) 2 stop bits
#define AT91C_US_MSBF         (0x1UL << 16) // (USART) Bit Order
#define AT91C_US_MODE9        (0x1UL << 17) // (USART) 9-bit Character length
#define AT91C_US_CKLO         (0x1UL << 18) // (USART) Clock Output Select
#define AT91C_US_OVER         (0x1UL << 19) // (USART) Over Sampling Mode
#define AT91C_US_INACK        (0x1UL << 20) // (USART) Inhibit Non Acknowledge
#define AT91C_US_DSNACK       (0x1UL << 21) // (USART) Disable Successive NACK
#define AT91C_US_MAX_ITER     (0x1UL << 24) // (USART) Number of Repetitions
#define AT91C_US_FILTER       (0x1UL << 28) // (USART) Receive Line Filter
// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
#define AT91C_US_RXBRK        (0x1UL <<  2) // (USART) Break Received/End of Break
#define AT91C_US_TIMEOUT      (0x1UL <<  8) // (USART) Receiver Time-out
#define AT91C_US_ITERATION    (0x1UL << 10) // (USART) Max number of Repetitions Reached
#define AT91C_US_NACK         (0x1UL << 13) // (USART) Non Acknowledge
#define AT91C_US_RIIC         (0x1UL << 16) // (USART) Ring INdicator Input Change Flag
#define AT91C_US_DSRIC        (0x1UL << 17) // (USART) Data Set Ready Input Change Flag
#define AT91C_US_DCDIC        (0x1UL << 18) // (USART) Data Carrier Flag
#define AT91C_US_CTSIC        (0x1UL << 19) // (USART) Clear To Send Input Change Flag
// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- 
#define AT91C_US_RI           (0x1UL << 20) // (USART) Image of RI Input
#define AT91C_US_DSR          (0x1UL << 21) // (USART) Image of DSR Input
#define AT91C_US_DCD          (0x1UL << 22) // (USART) Image of DCD Input
#define AT91C_US_CTS          (0x1UL << 23) // (USART) Image of CTS Input

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Two-wire Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_TWI {
    AT91_REG     TWI_CR;     // Control Register
    AT91_REG     TWI_MMR;     // Master Mode Register
    AT91_REG     TWI_SMR;     // Slave Mode Register
    AT91_REG     TWI_IADR;     // Internal Address Register
    AT91_REG     TWI_CWGR;     // Clock Waveform Generator Register
    AT91_REG     Reserved0[3];     // 
    AT91_REG     TWI_SR;     // Status Register
    AT91_REG     TWI_IER;     // Interrupt Enable Register
    AT91_REG     TWI_IDR;     // Interrupt Disable Register
    AT91_REG     TWI_IMR;     // Interrupt Mask Register
    AT91_REG     TWI_RHR;     // Receive Holding Register
    AT91_REG     TWI_THR;     // Transmit Holding Register
    AT91_REG     Reserved1[45];     // 
    AT91_REG     TWI_ADDRSIZE;     // TWI ADDRSIZE REGISTER 
    AT91_REG     TWI_IPNAME1;     // TWI IPNAME1 REGISTER 
    AT91_REG     TWI_IPNAME2;     // TWI IPNAME2 REGISTER 
    AT91_REG     TWI_FEATURES;     // TWI FEATURES REGISTER 
    AT91_REG     TWI_VER;     // Version Register
    AT91_REG     TWI_RPR;     // Receive Pointer Register
    AT91_REG     TWI_RCR;     // Receive Counter Register
    AT91_REG     TWI_TPR;     // Transmit Pointer Register
    AT91_REG     TWI_TCR;     // Transmit Counter Register
    AT91_REG     TWI_RNPR;     // Receive Next Pointer Register
    AT91_REG     TWI_RNCR;     // Receive Next Counter Register
    AT91_REG     TWI_TNPR;     // Transmit Next Pointer Register
    AT91_REG     TWI_TNCR;     // Transmit Next Counter Register
    AT91_REG     TWI_PTCR;     // PDC Transfer Control Register
    AT91_REG     TWI_PTSR;     // PDC Transfer Status Register
} AT91S_TWI, *AT91PS_TWI;
#else
#define TWI_CR          (AT91_CAST(AT91_REG *)     0x00000000) // (TWI_CR) Control Register
#define TWI_MMR         (AT91_CAST(AT91_REG *)     0x00000004) // (TWI_MMR) Master Mode Register
#define TWI_SMR         (AT91_CAST(AT91_REG *)     0x00000008) // (TWI_SMR) Slave Mode Register
#define TWI_IADR        (AT91_CAST(AT91_REG *)     0x0000000C) // (TWI_IADR) Internal Address Register
#define TWI_CWGR        (AT91_CAST(AT91_REG *)     0x00000010) // (TWI_CWGR) Clock Waveform Generator Register
#define TWI_SR          (AT91_CAST(AT91_REG *)     0x00000020) // (TWI_SR) Status Register
#define TWI_IER         (AT91_CAST(AT91_REG *)     0x00000024) // (TWI_IER) Interrupt Enable Register
#define TWI_IDR         (AT91_CAST(AT91_REG *)     0x00000028) // (TWI_IDR) Interrupt Disable Register
#define TWI_IMR         (AT91_CAST(AT91_REG *)     0x0000002C) // (TWI_IMR) Interrupt Mask Register
#define TWI_RHR         (AT91_CAST(AT91_REG *)     0x00000030) // (TWI_RHR) Receive Holding Register
#define TWI_THR         (AT91_CAST(AT91_REG *)     0x00000034) // (TWI_THR) Transmit Holding Register
#define TWI_ADDRSIZE    (AT91_CAST(AT91_REG *)     0x000000EC) // (TWI_ADDRSIZE) TWI ADDRSIZE REGISTER 
#define TWI_IPNAME1     (AT91_CAST(AT91_REG *)     0x000000F0) // (TWI_IPNAME1) TWI IPNAME1 REGISTER 
#define TWI_IPNAME2     (AT91_CAST(AT91_REG *)     0x000000F4) // (TWI_IPNAME2) TWI IPNAME2 REGISTER 
#define TWI_FEATURES    (AT91_CAST(AT91_REG *)     0x000000F8) // (TWI_FEATURES) TWI FEATURES REGISTER 
#define TWI_VER         (AT91_CAST(AT91_REG *)     0x000000FC) // (TWI_VER) Version Register

#endif
// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- 
#define AT91C_TWI_START       (0x1UL <<  0) // (TWI) Send a START Condition
#define AT91C_TWI_STOP        (0x1UL <<  1) // (TWI) Send a STOP Condition
#define AT91C_TWI_MSEN        (0x1UL <<  2) // (TWI) TWI Master Transfer Enabled
#define AT91C_TWI_MSDIS       (0x1UL <<  3) // (TWI) TWI Master Transfer Disabled
#define AT91C_TWI_SVEN        (0x1UL <<  4) // (TWI) TWI Slave mode Enabled
#define AT91C_TWI_SVDIS       (0x1UL <<  5) // (TWI) TWI Slave mode Disabled
#define AT91C_TWI_SWRST       (0x1UL <<  7) // (TWI) Software Reset
// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- 
#define AT91C_TWI_IADRSZ      (0x3UL <<  8) // (TWI) Internal Device Address Size
#define     AT91C_TWI_IADRSZ_NO                   (0x0UL <<  8) // (TWI) No internal device address
#define     AT91C_TWI_IADRSZ_1_BYTE               (0x1UL <<  8) // (TWI) One-byte internal device address
#define     AT91C_TWI_IADRSZ_2_BYTE               (0x2UL <<  8) // (TWI) Two-byte internal device address
#define     AT91C_TWI_IADRSZ_3_BYTE               (0x3UL <<  8) // (TWI) Three-byte internal device address
#define AT91C_TWI_MREAD       (0x1UL << 12) // (TWI) Master Read Direction
#define AT91C_TWI_DADR        (0x7FUL << 16) // (TWI) Device Address
// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- 
#define AT91C_TWI_SADR        (0x7FUL << 16) // (TWI) Slave Address
// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- 
#define AT91C_TWI_CLDIV       (0xFFUL <<  0) // (TWI) Clock Low Divider
#define AT91C_TWI_CHDIV       (0xFFUL <<  8) // (TWI) Clock High Divider
#define AT91C_TWI_CKDIV       (0x7UL << 16) // (TWI) Clock Divider
// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- 
#define AT91C_TWI_TXCOMP_SLAVE (0x1UL <<  0) // (TWI) Transmission Completed
#define AT91C_TWI_TXCOMP_MASTER (0x1UL <<  0) // (TWI) Transmission Completed
#define AT91C_TWI_RXRDY       (0x1UL <<  1) // (TWI) Receive holding register ReaDY
#define AT91C_TWI_TXRDY_MASTER (0x1UL <<  2) // (TWI) Transmit holding register ReaDY
#define AT91C_TWI_TXRDY_SLAVE (0x1UL <<  2) // (TWI) Transmit holding register ReaDY
#define AT91C_TWI_SVREAD      (0x1UL <<  3) // (TWI) Slave READ (used only in Slave mode)
#define AT91C_TWI_SVACC       (0x1UL <<  4) // (TWI) Slave ACCess (used only in Slave mode)
#define AT91C_TWI_GACC        (0x1UL <<  5) // (TWI) General Call ACcess (used only in Slave mode)
#define AT91C_TWI_OVRE        (0x1UL <<  6) // (TWI) Overrun Error (used only in Master and Multi-master mode)
#define AT91C_TWI_NACK_SLAVE  (0x1UL <<  8) // (TWI) Not Acknowledged
#define AT91C_TWI_NACK_MASTER (0x1UL <<  8) // (TWI) Not Acknowledged
#define AT91C_TWI_ARBLST_MULTI_MASTER (0x1UL <<  9) // (TWI) Arbitration Lost (used only in Multimaster mode)
#define AT91C_TWI_SCLWS       (0x1UL << 10) // (TWI) Clock Wait State (used only in Slave mode)
#define AT91C_TWI_EOSACC      (0x1UL << 11) // (TWI) End Of Slave ACCess (used only in Slave mode)
#define AT91C_TWI_ENDRX       (0x1UL << 12) // (TWI) End of Receiver Transfer
#define AT91C_TWI_ENDTX       (0x1UL << 13) // (TWI) End of Receiver Transfer
#define AT91C_TWI_RXBUFF      (0x1UL << 14) // (TWI) RXBUFF Interrupt
#define AT91C_TWI_TXBUFE      (0x1UL << 15) // (TWI) TXBUFE Interrupt
// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- 
// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- 
// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PWMC_CH {
    AT91_REG     PWMC_CMR;     // Channel Mode Register
    AT91_REG     PWMC_CDTYR;     // Channel Duty Cycle Register
    AT91_REG     PWMC_CPRDR;     // Channel Period Register
    AT91_REG     PWMC_CCNTR;     // Channel Counter Register
    AT91_REG     PWMC_CUPDR;     // Channel Update Register
    AT91_REG     PWMC_Reserved[3];     // Reserved
} AT91S_PWMC_CH, *AT91PS_PWMC_CH;
#else
#define PWMC_CMR        (AT91_CAST(AT91_REG *)     0x00000000) // (PWMC_CMR) Channel Mode Register
#define PWMC_CDTYR      (AT91_CAST(AT91_REG *)     0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register
#define PWMC_CPRDR      (AT91_CAST(AT91_REG *)     0x00000008) // (PWMC_CPRDR) Channel Period Register
#define PWMC_CCNTR      (AT91_CAST(AT91_REG *)     0x0000000C) // (PWMC_CCNTR) Channel Counter Register
#define PWMC_CUPDR      (AT91_CAST(AT91_REG *)     0x00000010) // (PWMC_CUPDR) Channel Update Register
#define Reserved        (AT91_CAST(AT91_REG *)     0x00000014) // (Reserved) Reserved

#endif
// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- 
#define AT91C_PWMC_CPRE       (0xFUL <<  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx
#define     AT91C_PWMC_CPRE_MCK                  (0x0UL) // (PWMC_CH) 
#define     AT91C_PWMC_CPRE_MCKA                 (0xBUL) // (PWMC_CH) 
#define     AT91C_PWMC_CPRE_MCKB                 (0xCUL) // (PWMC_CH) 
#define AT91C_PWMC_CALG       (0x1UL <<  8) // (PWMC_CH) Channel Alignment
#define AT91C_PWMC_CPOL       (0x1UL <<  9) // (PWMC_CH) Channel Polarity
#define AT91C_PWMC_CPD        (0x1UL << 10) // (PWMC_CH) Channel Update Period
// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- 
#define AT91C_PWMC_CDTY       (0x0UL <<  0) // (PWMC_CH) Channel Duty Cycle
// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- 
#define AT91C_PWMC_CPRD       (0x0UL <<  0) // (PWMC_CH) Channel Period
// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- 
#define AT91C_PWMC_CCNT       (0x0UL <<  0) // (PWMC_CH) Channel Counter
// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- 
#define AT91C_PWMC_CUPD       (0x0UL <<  0) // (PWMC_CH) Channel Update

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_PWMC {
    AT91_REG     PWMC_MR;     // PWMC Mode Register
    AT91_REG     PWMC_ENA;     // PWMC Enable Register
    AT91_REG     PWMC_DIS;     // PWMC Disable Register
    AT91_REG     PWMC_SR;     // PWMC Status Register
    AT91_REG     PWMC_IER;     // PWMC Interrupt Enable Register
    AT91_REG     PWMC_IDR;     // PWMC Interrupt Disable Register
    AT91_REG     PWMC_IMR;     // PWMC Interrupt Mask Register
    AT91_REG     PWMC_ISR;     // PWMC Interrupt Status Register
    AT91_REG     Reserved0[55];     // 
    AT91_REG     PWMC_VR;     // PWMC Version Register
    AT91_REG     Reserved1[64];     // 
    AT91S_PWMC_CH     PWMC_CH[4];     // PWMC Channel
} AT91S_PWMC, *AT91PS_PWMC;
#else
#define PWMC_MR         (AT91_CAST(AT91_REG *)     0x00000000) // (PWMC_MR) PWMC Mode Register
#define PWMC_ENA        (AT91_CAST(AT91_REG *)     0x00000004) // (PWMC_ENA) PWMC Enable Register
#define PWMC_DIS        (AT91_CAST(AT91_REG *)     0x00000008) // (PWMC_DIS) PWMC Disable Register
#define PWMC_SR         (AT91_CAST(AT91_REG *)     0x0000000C) // (PWMC_SR) PWMC Status Register
#define PWMC_IER        (AT91_CAST(AT91_REG *)     0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register
#define PWMC_IDR        (AT91_CAST(AT91_REG *)     0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register
#define PWMC_IMR        (AT91_CAST(AT91_REG *)     0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register
#define PWMC_ISR        (AT91_CAST(AT91_REG *)     0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register
#define PWMC_VR         (AT91_CAST(AT91_REG *)     0x000000FC) // (PWMC_VR) PWMC Version Register

#endif
// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- 
#define AT91C_PWMC_DIVA       (0xFFUL <<  0) // (PWMC) CLKA divide factor.
#define AT91C_PWMC_PREA       (0xFUL <<  8) // (PWMC) Divider Input Clock Prescaler A
#define     AT91C_PWMC_PREA_MCK                  (0x0UL <<  8) // (PWMC) 
#define AT91C_PWMC_DIVB       (0xFFUL << 16) // (PWMC) CLKB divide factor.
#define AT91C_PWMC_PREB       (0xFUL << 24) // (PWMC) Divider Input Clock Prescaler B
#define     AT91C_PWMC_PREB_MCK                  (0x0UL << 24) // (PWMC) 
// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- 
#define AT91C_PWMC_CHID0      (0x1UL <<  0) // (PWMC) Channel ID 0
#define AT91C_PWMC_CHID1      (0x1UL <<  1) // (PWMC) Channel ID 1
#define AT91C_PWMC_CHID2      (0x1UL <<  2) // (PWMC) Channel ID 2
#define AT91C_PWMC_CHID3      (0x1UL <<  3) // (PWMC) Channel ID 3
// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- 
// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- 
// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- 
// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- 
// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- 
// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_TC {
    AT91_REG     TC_CCR;     // Channel Control Register
    AT91_REG     TC_CMR;     // Channel Mode Register (Capture Mode / Waveform Mode)
    AT91_REG     Reserved0[2];     // 
    AT91_REG     TC_CV;     // Counter Value
    AT91_REG     TC_RA;     // Register A
    AT91_REG     TC_RB;     // Register B
    AT91_REG     TC_RC;     // Register C
    AT91_REG     TC_SR;     // Status Register
    AT91_REG     TC_IER;     // Interrupt Enable Register
    AT91_REG     TC_IDR;     // Interrupt Disable Register
    AT91_REG     TC_IMR;     // Interrupt Mask Register
} AT91S_TC, *AT91PS_TC;
#else
#define TC_CCR          (AT91_CAST(AT91_REG *)     0x00000000) // (TC_CCR) Channel Control Register
#define TC_CMR          (AT91_CAST(AT91_REG *)     0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)
#define TC_CV           (AT91_CAST(AT91_REG *)     0x00000010) // (TC_CV) Counter Value
#define TC_RA           (AT91_CAST(AT91_REG *)     0x00000014) // (TC_RA) Register A
#define TC_RB           (AT91_CAST(AT91_REG *)     0x00000018) // (TC_RB) Register B
#define TC_RC           (AT91_CAST(AT91_REG *)     0x0000001C) // (TC_RC) Register C
#define TC_SR           (AT91_CAST(AT91_REG *)     0x00000020) // (TC_SR) Status Register
#define TC_IER          (AT91_CAST(AT91_REG *)     0x00000024) // (TC_IER) Interrupt Enable Register
#define TC_IDR          (AT91_CAST(AT91_REG *)     0x00000028) // (TC_IDR) Interrupt Disable Register
#define TC_IMR          (AT91_CAST(AT91_REG *)     0x0000002C) // (TC_IMR) Interrupt Mask Register

#endif
// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- 
#define AT91C_TC_CLKEN        (0x1UL <<  0) // (TC) Counter Clock Enable Command
#define AT91C_TC_CLKDIS       (0x1UL <<  1) // (TC) Counter Clock Disable Command
#define AT91C_TC_SWTRG        (0x1UL <<  2) // (TC) Software Trigger Command
// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- 
#define AT91C_TC_CLKS         (0x7UL <<  0) // (TC) Clock Selection
#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK     (0x0UL) // (TC) Clock selected: TIMER_DIV1_CLOCK
#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK     (0x1UL) // (TC) Clock selected: TIMER_DIV2_CLOCK
#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK     (0x2UL) // (TC) Clock selected: TIMER_DIV3_CLOCK
#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK     (0x3UL) // (TC) Clock selected: TIMER_DIV4_CLOCK
#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK     (0x4UL) // (TC) Clock selected: TIMER_DIV5_CLOCK
#define     AT91C_TC_CLKS_XC0                  (0x5UL) // (TC) Clock selected: XC0
#define     AT91C_TC_CLKS_XC1                  (0x6UL) // (TC) Clock selected: XC1
#define     AT91C_TC_CLKS_XC2                  (0x7UL) // (TC) Clock selected: XC2
#define AT91C_TC_CLKI         (0x1UL <<  3) // (TC) Clock Invert
#define AT91C_TC_BURST        (0x3UL <<  4) // (TC) Burst Signal Selection
#define     AT91C_TC_BURST_NONE                 (0x0UL <<  4) // (TC) The clock is not gated by an external signal
#define     AT91C_TC_BURST_XC0                  (0x1UL <<  4) // (TC) XC0 is ANDed with the selected clock
#define     AT91C_TC_BURST_XC1                  (0x2UL <<  4) // (TC) XC1 is ANDed with the selected clock
#define     AT91C_TC_BURST_XC2                  (0x3UL <<  4) // (TC) XC2 is ANDed with the selected clock
#define AT91C_TC_CPCSTOP      (0x1UL <<  6) // (TC) Counter Clock Stopped with RC Compare
#define AT91C_TC_LDBSTOP      (0x1UL <<  6) // (TC) Counter Clock Stopped with RB Loading
#define AT91C_TC_CPCDIS       (0x1UL <<  7) // (TC) Counter Clock Disable with RC Compare
#define AT91C_TC_LDBDIS       (0x1UL <<  7) // (TC) Counter Clock Disabled with RB Loading
#define AT91C_TC_ETRGEDG      (0x3UL <<  8) // (TC) External Trigger Edge Selection
#define     AT91C_TC_ETRGEDG_NONE                 (0x0UL <<  8) // (TC) Edge: None
#define     AT91C_TC_ETRGEDG_RISING               (0x1UL <<  8) // (TC) Edge: rising edge
#define     AT91C_TC_ETRGEDG_FALLING              (0x2UL <<  8) // (TC) Edge: falling edge
#define     AT91C_TC_ETRGEDG_BOTH                 (0x3UL <<  8) // (TC) Edge: each edge
#define AT91C_TC_EEVTEDG      (0x3UL <<  8) // (TC) External Event Edge Selection
#define     AT91C_TC_EEVTEDG_NONE                 (0x0UL <<  8) // (TC) Edge: None
#define     AT91C_TC_EEVTEDG_RISING               (0x1UL <<  8) // (TC) Edge: rising edge
#define     AT91C_TC_EEVTEDG_FALLING              (0x2UL <<  8) // (TC) Edge: falling edge
#define     AT91C_TC_EEVTEDG_BOTH                 (0x3UL <<  8) // (TC) Edge: each edge
#define AT91C_TC_EEVT         (0x3UL << 10) // (TC) External Event  Selection
#define     AT91C_TC_EEVT_TIOB                 (0x0UL << 10) // (TC) Signal selected as external event: TIOB TIOB direction: input
#define     AT91C_TC_EEVT_XC0                  (0x1UL << 10) // (TC) Signal selected as external event: XC0 TIOB direction: output
#define     AT91C_TC_EEVT_XC1                  (0x2UL << 10) // (TC) Signal selected as external event: XC1 TIOB direction: output
#define     AT91C_TC_EEVT_XC2                  (0x3UL << 10) // (TC) Signal selected as external event: XC2 TIOB direction: output
#define AT91C_TC_ABETRG       (0x1UL << 10) // (TC) TIOA or TIOB External Trigger Selection
#define AT91C_TC_ENETRG       (0x1UL << 12) // (TC) External Event Trigger enable
#define AT91C_TC_WAVESEL      (0x3UL << 13) // (TC) Waveform  Selection
#define     AT91C_TC_WAVESEL_UP                   (0x0UL << 13) // (TC) UP mode without atomatic trigger on RC Compare
#define     AT91C_TC_WAVESEL_UPDOWN               (0x1UL << 13) // (TC) UPDOWN mode without automatic trigger on RC Compare
#define     AT91C_TC_WAVESEL_UP_AUTO              (0x2UL << 13) // (TC) UP mode with automatic trigger on RC Compare
#define     AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3UL << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
#define AT91C_TC_CPCTRG       (0x1UL << 14) // (TC) RC Compare Trigger Enable
#define AT91C_TC_WAVE         (0x1UL << 15) // (TC) 
#define AT91C_TC_ACPA         (0x3UL << 16) // (TC) RA Compare Effect on TIOA
#define     AT91C_TC_ACPA_NONE                 (0x0UL << 16) // (TC) Effect: none
#define     AT91C_TC_ACPA_SET                  (0x1UL << 16) // (TC) Effect: set
#define     AT91C_TC_ACPA_CLEAR                (0x2UL << 16) // (TC) Effect: clear
#define     AT91C_TC_ACPA_TOGGLE               (0x3UL << 16) // (TC) Effect: toggle
#define AT91C_TC_LDRA         (0x3UL << 16) // (TC) RA Loading Selection
#define     AT91C_TC_LDRA_NONE                 (0x0UL << 16) // (TC) Edge: None
#define     AT91C_TC_LDRA_RISING               (0x1UL << 16) // (TC) Edge: rising edge of TIOA
#define     AT91C_TC_LDRA_FALLING              (0x2UL << 16) // (TC) Edge: falling edge of TIOA
#define     AT91C_TC_LDRA_BOTH                 (0x3UL << 16) // (TC) Edge: each edge of TIOA
#define AT91C_TC_ACPC         (0x3UL << 18) // (TC) RC Compare Effect on TIOA
#define     AT91C_TC_ACPC_NONE                 (0x0UL << 18) // (TC) Effect: none
#define     AT91C_TC_ACPC_SET                  (0x1UL << 18) // (TC) Effect: set
#define     AT91C_TC_ACPC_CLEAR                (0x2UL << 18) // (TC) Effect: clear
#define     AT91C_TC_ACPC_TOGGLE               (0x3UL << 18) // (TC) Effect: toggle
#define AT91C_TC_LDRB         (0x3UL << 18) // (TC) RB Loading Selection
#define     AT91C_TC_LDRB_NONE                 (0x0UL << 18) // (TC) Edge: None
#define     AT91C_TC_LDRB_RISING               (0x1UL << 18) // (TC) Edge: rising edge of TIOA
#define     AT91C_TC_LDRB_FALLING              (0x2UL << 18) // (TC) Edge: falling edge of TIOA
#define     AT91C_TC_LDRB_BOTH                 (0x3UL << 18) // (TC) Edge: each edge of TIOA
#define AT91C_TC_AEEVT        (0x3UL << 20) // (TC) External Event Effect on TIOA
#define     AT91C_TC_AEEVT_NONE                 (0x0UL << 20) // (TC) Effect: none
#define     AT91C_TC_AEEVT_SET                  (0x1UL << 20) // (TC) Effect: set
#define     AT91C_TC_AEEVT_CLEAR                (0x2UL << 20) // (TC) Effect: clear
#define     AT91C_TC_AEEVT_TOGGLE               (0x3UL << 20) // (TC) Effect: toggle
#define AT91C_TC_ASWTRG       (0x3UL << 22) // (TC) Software Trigger Effect on TIOA
#define     AT91C_TC_ASWTRG_NONE                 (0x0UL << 22) // (TC) Effect: none
#define     AT91C_TC_ASWTRG_SET                  (0x1UL << 22) // (TC) Effect: set
#define     AT91C_TC_ASWTRG_CLEAR                (0x2UL << 22) // (TC) Effect: clear
#define     AT91C_TC_ASWTRG_TOGGLE               (0x3UL << 22) // (TC) Effect: toggle
#define AT91C_TC_BCPB         (0x3UL << 24) // (TC) RB Compare Effect on TIOB
#define     AT91C_TC_BCPB_NONE                 (0x0UL << 24) // (TC) Effect: none
#define     AT91C_TC_BCPB_SET                  (0x1UL << 24) // (TC) Effect: set
#define     AT91C_TC_BCPB_CLEAR                (0x2UL << 24) // (TC) Effect: clear
#define     AT91C_TC_BCPB_TOGGLE               (0x3UL << 24) // (TC) Effect: toggle
#define AT91C_TC_BCPC         (0x3UL << 26) // (TC) RC Compare Effect on TIOB
#define     AT91C_TC_BCPC_NONE                 (0x0UL << 26) // (TC) Effect: none
#define     AT91C_TC_BCPC_SET                  (0x1UL << 26) // (TC) Effect: set
#define     AT91C_TC_BCPC_CLEAR                (0x2UL << 26) // (TC) Effect: clear
#define     AT91C_TC_BCPC_TOGGLE               (0x3UL << 26) // (TC) Effect: toggle
#define AT91C_TC_BEEVT        (0x3UL << 28) // (TC) External Event Effect on TIOB
#define     AT91C_TC_BEEVT_NONE                 (0x0UL << 28) // (TC) Effect: none
#define     AT91C_TC_BEEVT_SET                  (0x1UL << 28) // (TC) Effect: set
#define     AT91C_TC_BEEVT_CLEAR                (0x2UL << 28) // (TC) Effect: clear
#define     AT91C_TC_BEEVT_TOGGLE               (0x3UL << 28) // (TC) Effect: toggle
#define AT91C_TC_BSWTRG       (0x3UL << 30) // (TC) Software Trigger Effect on TIOB
#define     AT91C_TC_BSWTRG_NONE                 (0x0UL << 30) // (TC) Effect: none
#define     AT91C_TC_BSWTRG_SET                  (0x1UL << 30) // (TC) Effect: set
#define     AT91C_TC_BSWTRG_CLEAR                (0x2UL << 30) // (TC) Effect: clear
#define     AT91C_TC_BSWTRG_TOGGLE               (0x3UL << 30) // (TC) Effect: toggle
// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- 
#define AT91C_TC_COVFS        (0x1UL <<  0) // (TC) Counter Overflow
#define AT91C_TC_LOVRS        (0x1UL <<  1) // (TC) Load Overrun
#define AT91C_TC_CPAS         (0x1UL <<  2) // (TC) RA Compare
#define AT91C_TC_CPBS         (0x1UL <<  3) // (TC) RB Compare
#define AT91C_TC_CPCS         (0x1UL <<  4) // (TC) RC Compare
#define AT91C_TC_LDRAS        (0x1UL <<  5) // (TC) RA Loading
#define AT91C_TC_LDRBS        (0x1UL <<  6) // (TC) RB Loading
#define AT91C_TC_ETRGS        (0x1UL <<  7) // (TC) External Trigger
#define AT91C_TC_CLKSTA       (0x1UL << 16) // (TC) Clock Enabling
#define AT91C_TC_MTIOA        (0x1UL << 17) // (TC) TIOA Mirror
#define AT91C_TC_MTIOB        (0x1UL << 18) // (TC) TIOA Mirror
// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- 
// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- 
// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Timer Counter Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_TCB {
    AT91S_TC     TCB_TC0;     // TC Channel 0
    AT91_REG     Reserved0[4];     // 
    AT91S_TC     TCB_TC1;     // TC Channel 1
    AT91_REG     Reserved1[4];     // 
    AT91S_TC     TCB_TC2;     // TC Channel 2
    AT91_REG     Reserved2[4];     // 
    AT91_REG     TCB_BCR;     // TC Block Control Register
    AT91_REG     TCB_BMR;     // TC Block Mode Register
    AT91_REG     Reserved3[9];     // 
    AT91_REG     TCB_ADDRSIZE;     // TC ADDRSIZE REGISTER 
    AT91_REG     TCB_IPNAME1;     // TC IPNAME1 REGISTER 
    AT91_REG     TCB_IPNAME2;     // TC IPNAME2 REGISTER 
    AT91_REG     TCB_FEATURES;     // TC FEATURES REGISTER 
    AT91_REG     TCB_VER;     //  Version Register
} AT91S_TCB, *AT91PS_TCB;
#else
#define TCB_BCR         (AT91_CAST(AT91_REG *)     0x000000C0) // (TCB_BCR) TC Block Control Register
#define TCB_BMR         (AT91_CAST(AT91_REG *)     0x000000C4) // (TCB_BMR) TC Block Mode Register
#define TC_ADDRSIZE     (AT91_CAST(AT91_REG *)     0x000000EC) // (TC_ADDRSIZE) TC ADDRSIZE REGISTER 
#define TC_IPNAME1      (AT91_CAST(AT91_REG *)     0x000000F0) // (TC_IPNAME1) TC IPNAME1 REGISTER 
#define TC_IPNAME2      (AT91_CAST(AT91_REG *)     0x000000F4) // (TC_IPNAME2) TC IPNAME2 REGISTER 
#define TC_FEATURES     (AT91_CAST(AT91_REG *)     0x000000F8) // (TC_FEATURES) TC FEATURES REGISTER 
#define TC_VER          (AT91_CAST(AT91_REG *)     0x000000FC) // (TC_VER)  Version Register

#endif
// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- 
#define AT91C_TCB_SYNC        (0x1UL <<  0) // (TCB) Synchro Command
// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- 
#define AT91C_TCB_TC0XC0S     (0x3UL <<  0) // (TCB) External Clock Signal 0 Selection
#define     AT91C_TCB_TC0XC0S_TCLK0                (0x0UL) // (TCB) TCLK0 connected to XC0
#define     AT91C_TCB_TC0XC0S_NONE                 (0x1UL) // (TCB) None signal connected to XC0
#define     AT91C_TCB_TC0XC0S_TIOA1                (0x2UL) // (TCB) TIOA1 connected to XC0
#define     AT91C_TCB_TC0XC0S_TIOA2                (0x3UL) // (TCB) TIOA2 connected to XC0
#define AT91C_TCB_TC1XC1S     (0x3UL <<  2) // (TCB) External Clock Signal 1 Selection
#define     AT91C_TCB_TC1XC1S_TCLK1                (0x0UL <<  2) // (TCB) TCLK1 connected to XC1
#define     AT91C_TCB_TC1XC1S_NONE                 (0x1UL <<  2) // (TCB) None signal connected to XC1
#define     AT91C_TCB_TC1XC1S_TIOA0                (0x2UL <<  2) // (TCB) TIOA0 connected to XC1
#define     AT91C_TCB_TC1XC1S_TIOA2                (0x3UL <<  2) // (TCB) TIOA2 connected to XC1
#define AT91C_TCB_TC2XC2S     (0x3UL <<  4) // (TCB) External Clock Signal 2 Selection
#define     AT91C_TCB_TC2XC2S_TCLK2                (0x0UL <<  4) // (TCB) TCLK2 connected to XC2
#define     AT91C_TCB_TC2XC2S_NONE                 (0x1UL <<  4) // (TCB) None signal connected to XC2
#define     AT91C_TCB_TC2XC2S_TIOA0                (0x2UL <<  4) // (TCB) TIOA0 connected to XC2
#define     AT91C_TCB_TC2XC2S_TIOA1                (0x3UL <<  4) // (TCB) TIOA2 connected to XC2

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_ADC {
    AT91_REG     ADC_CR;     // ADC Control Register
    AT91_REG     ADC_MR;     // ADC Mode Register
    AT91_REG     Reserved0[2];     // 
    AT91_REG     ADC_CHER;     // ADC Channel Enable Register
    AT91_REG     ADC_CHDR;     // ADC Channel Disable Register
    AT91_REG     ADC_CHSR;     // ADC Channel Status Register
    AT91_REG     ADC_SR;     // ADC Status Register
    AT91_REG     ADC_LCDR;     // ADC Last Converted Data Register
    AT91_REG     ADC_IER;     // ADC Interrupt Enable Register
    AT91_REG     ADC_IDR;     // ADC Interrupt Disable Register
    AT91_REG     ADC_IMR;     // ADC Interrupt Mask Register
    AT91_REG     ADC_CDR0;     // ADC Channel Data Register 0
    AT91_REG     ADC_CDR1;     // ADC Channel Data Register 1
    AT91_REG     ADC_CDR2;     // ADC Channel Data Register 2
    AT91_REG     ADC_CDR3;     // ADC Channel Data Register 3
    AT91_REG     ADC_CDR4;     // ADC Channel Data Register 4
    AT91_REG     ADC_CDR5;     // ADC Channel Data Register 5
    AT91_REG     ADC_CDR6;     // ADC Channel Data Register 6
    AT91_REG     ADC_CDR7;     // ADC Channel Data Register 7
    AT91_REG     Reserved1[44];     // 
    AT91_REG     ADC_RPR;     // Receive Pointer Register
    AT91_REG     ADC_RCR;     // Receive Counter Register
    AT91_REG     ADC_TPR;     // Transmit Pointer Register
    AT91_REG     ADC_TCR;     // Transmit Counter Register
    AT91_REG     ADC_RNPR;     // Receive Next Pointer Register
    AT91_REG     ADC_RNCR;     // Receive Next Counter Register
    AT91_REG     ADC_TNPR;     // Transmit Next Pointer Register
    AT91_REG     ADC_TNCR;     // Transmit Next Counter Register
    AT91_REG     ADC_PTCR;     // PDC Transfer Control Register
    AT91_REG     ADC_PTSR;     // PDC Transfer Status Register
} AT91S_ADC, *AT91PS_ADC;
#else
#define ADC_CR          (AT91_CAST(AT91_REG *)     0x00000000) // (ADC_CR) ADC Control Register
#define ADC_MR          (AT91_CAST(AT91_REG *)     0x00000004) // (ADC_MR) ADC Mode Register
#define ADC_CHER        (AT91_CAST(AT91_REG *)     0x00000010) // (ADC_CHER) ADC Channel Enable Register
#define ADC_CHDR        (AT91_CAST(AT91_REG *)     0x00000014) // (ADC_CHDR) ADC Channel Disable Register
#define ADC_CHSR        (AT91_CAST(AT91_REG *)     0x00000018) // (ADC_CHSR) ADC Channel Status Register
#define ADC_SR          (AT91_CAST(AT91_REG *)     0x0000001C) // (ADC_SR) ADC Status Register
#define ADC_LCDR        (AT91_CAST(AT91_REG *)     0x00000020) // (ADC_LCDR) ADC Last Converted Data Register
#define ADC_IER         (AT91_CAST(AT91_REG *)     0x00000024) // (ADC_IER) ADC Interrupt Enable Register
#define ADC_IDR         (AT91_CAST(AT91_REG *)     0x00000028) // (ADC_IDR) ADC Interrupt Disable Register
#define ADC_IMR         (AT91_CAST(AT91_REG *)     0x0000002C) // (ADC_IMR) ADC Interrupt Mask Register
#define ADC_CDR0        (AT91_CAST(AT91_REG *)     0x00000030) // (ADC_CDR0) ADC Channel Data Register 0
#define ADC_CDR1        (AT91_CAST(AT91_REG *)     0x00000034) // (ADC_CDR1) ADC Channel Data Register 1
#define ADC_CDR2        (AT91_CAST(AT91_REG *)     0x00000038) // (ADC_CDR2) ADC Channel Data Register 2
#define ADC_CDR3        (AT91_CAST(AT91_REG *)     0x0000003C) // (ADC_CDR3) ADC Channel Data Register 3
#define ADC_CDR4        (AT91_CAST(AT91_REG *)     0x00000040) // (ADC_CDR4) ADC Channel Data Register 4
#define ADC_CDR5        (AT91_CAST(AT91_REG *)     0x00000044) // (ADC_CDR5) ADC Channel Data Register 5
#define ADC_CDR6        (AT91_CAST(AT91_REG *)     0x00000048) // (ADC_CDR6) ADC Channel Data Register 6
#define ADC_CDR7        (AT91_CAST(AT91_REG *)     0x0000004C) // (ADC_CDR7) ADC Channel Data Register 7

#endif
// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- 
#define AT91C_ADC_SWRST       (0x1UL <<  0) // (ADC) Software Reset
#define AT91C_ADC_START       (0x1UL <<  1) // (ADC) Start Conversion
// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- 
#define AT91C_ADC_TRGEN       (0x1UL <<  0) // (ADC) Trigger Enable
#define     AT91C_ADC_TRGEN_DIS                  (0x0UL) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software
#define     AT91C_ADC_TRGEN_EN                   (0x1UL) // (ADC) Hardware trigger selected by TRGSEL field is enabled.
#define AT91C_ADC_TRGSEL      (0x7UL <<  1) // (ADC) Trigger Selection
#define     AT91C_ADC_TRGSEL_TIOA0                (0x0UL <<  1) // (ADC) Selected TRGSEL = TIAO0
#define     AT91C_ADC_TRGSEL_TIOA1                (0x1UL <<  1) // (ADC) Selected TRGSEL = TIAO1
#define     AT91C_ADC_TRGSEL_TIOA2                (0x2UL <<  1) // (ADC) Selected TRGSEL = TIAO2
#define     AT91C_ADC_TRGSEL_TIOA3                (0x3UL <<  1) // (ADC) Selected TRGSEL = TIAO3
#define     AT91C_ADC_TRGSEL_TIOA4                (0x4UL <<  1) // (ADC) Selected TRGSEL = TIAO4
#define     AT91C_ADC_TRGSEL_TIOA5                (0x5UL <<  1) // (ADC) Selected TRGSEL = TIAO5
#define     AT91C_ADC_TRGSEL_EXT                  (0x6UL <<  1) // (ADC) Selected TRGSEL = External Trigger
#define AT91C_ADC_LOWRES      (0x1UL <<  4) // (ADC) Resolution.
#define     AT91C_ADC_LOWRES_10_BIT               (0x0UL <<  4) // (ADC) 10-bit resolution
#define     AT91C_ADC_LOWRES_8_BIT                (0x1UL <<  4) // (ADC) 8-bit resolution
#define AT91C_ADC_SLEEP       (0x1UL <<  5) // (ADC) Sleep Mode
#define     AT91C_ADC_SLEEP_NORMAL_MODE          (0x0UL <<  5) // (ADC) Normal Mode
#define     AT91C_ADC_SLEEP_MODE                 (0x1UL <<  5) // (ADC) Sleep Mode
#define AT91C_ADC_PRESCAL     (0x3FUL <<  8) // (ADC) Prescaler rate selection
#define AT91C_ADC_STARTUP     (0x1FUL << 16) // (ADC) Startup Time
#define AT91C_ADC_SHTIM       (0xFUL << 24) // (ADC) Sample & Hold Time
// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- 
#define AT91C_ADC_CH0         (0x1UL <<  0) // (ADC) Channel 0
#define AT91C_ADC_CH1         (0x1UL <<  1) // (ADC) Channel 1
#define AT91C_ADC_CH2         (0x1UL <<  2) // (ADC) Channel 2
#define AT91C_ADC_CH3         (0x1UL <<  3) // (ADC) Channel 3
#define AT91C_ADC_CH4         (0x1UL <<  4) // (ADC) Channel 4
#define AT91C_ADC_CH5         (0x1UL <<  5) // (ADC) Channel 5
#define AT91C_ADC_CH6         (0x1UL <<  6) // (ADC) Channel 6
#define AT91C_ADC_CH7         (0x1UL <<  7) // (ADC) Channel 7
// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- 
// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- 
// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- 
#define AT91C_ADC_EOC0        (0x1UL <<  0) // (ADC) End of Conversion
#define AT91C_ADC_EOC1        (0x1UL <<  1) // (ADC) End of Conversion
#define AT91C_ADC_EOC2        (0x1UL <<  2) // (ADC) End of Conversion
#define AT91C_ADC_EOC3        (0x1UL <<  3) // (ADC) End of Conversion
#define AT91C_ADC_EOC4        (0x1UL <<  4) // (ADC) End of Conversion
#define AT91C_ADC_EOC5        (0x1UL <<  5) // (ADC) End of Conversion
#define AT91C_ADC_EOC6        (0x1UL <<  6) // (ADC) End of Conversion
#define AT91C_ADC_EOC7        (0x1UL <<  7) // (ADC) End of Conversion
#define AT91C_ADC_OVRE0       (0x1UL <<  8) // (ADC) Overrun Error
#define AT91C_ADC_OVRE1       (0x1UL <<  9) // (ADC) Overrun Error
#define AT91C_ADC_OVRE2       (0x1UL << 10) // (ADC) Overrun Error
#define AT91C_ADC_OVRE3       (0x1UL << 11) // (ADC) Overrun Error
#define AT91C_ADC_OVRE4       (0x1UL << 12) // (ADC) Overrun Error
#define AT91C_ADC_OVRE5       (0x1UL << 13) // (ADC) Overrun Error
#define AT91C_ADC_OVRE6       (0x1UL << 14) // (ADC) Overrun Error
#define AT91C_ADC_OVRE7       (0x1UL << 15) // (ADC) Overrun Error
#define AT91C_ADC_DRDY        (0x1UL << 16) // (ADC) Data Ready
#define AT91C_ADC_GOVRE       (0x1UL << 17) // (ADC) General Overrun
#define AT91C_ADC_ENDRX       (0x1UL << 18) // (ADC) End of Receiver Transfer
#define AT91C_ADC_RXBUFF      (0x1UL << 19) // (ADC) RXBUFF Interrupt
// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- 
#define AT91C_ADC_LDATA       (0x3FFUL <<  0) // (ADC) Last Data Converted
// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- 
// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- 
// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- 
// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- 
#define AT91C_ADC_DATA        (0x3FFUL <<  0) // (ADC) Converted Data
// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- 
// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- 
// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- 
// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- 
// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- 
// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- 
// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- 

// *****************************************************************************
//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface
// *****************************************************************************
#ifndef __ASSEMBLY__
typedef struct _AT91S_SSC {
    AT91_REG     SSC_CR;     // Control Register
    AT91_REG     SSC_CMR;     // Clock Mode Register
    AT91_REG     Reserved0[2];     // 
    AT91_REG     SSC_RCMR;     // Receive Clock ModeRegister
    AT91_REG     SSC_RFMR;     // Receive Frame Mode Register
    AT91_REG     SSC_TCMR;     // Transmit Clock Mode Register
    AT91_REG     SSC_TFMR;     // Transmit Frame Mode Register
    AT91_REG     SSC_RHR;     // Receive Holding Register
    AT91_REG     SSC_THR;     // Transmit Holding Register
    AT91_REG     Reserved1[2];     // 
    AT91_REG     SSC_RSHR;     // Receive Sync Holding Register
    AT91_REG     SSC_TSHR;     // Transmit Sync Holding Register
    AT91_REG     Reserved2[2];     // 
    AT91_REG     SSC_SR;     // Status Register
    AT91_REG     SSC_IER;     // Interrupt Enable Register
    AT91_REG     SSC_IDR;     // Interrupt Disable Register
    AT91_REG     SSC_IMR;     // Interrupt Mask Register
    AT91_REG     Reserved3[39];     // 
    AT91_REG     SSC_ADDRSIZE;     // SSC ADDRSIZE REGISTER 
    AT91_REG     SSC_IPNAME1;     // SSC IPNAME1 REGISTER 
    AT91_REG     SSC_IPNAME2;     // SSC IPNAME2 REGISTER 
    AT91_REG     SSC_FEATURES;     // SSC FEATURES REGISTER 
    AT91_REG     SSC_VER;     // Version Register
    AT91_REG     SSC_RPR;     // Receive Pointer Register
    AT91_REG     SSC_RCR;     // Receive Counter Register
    AT91_REG     SSC_TPR;     // Transmit Pointer Register
    AT91_REG     SSC_TCR;     // Transmit Counter Register
    AT91_REG     SSC_RNPR;     // Receive Next Pointer Register
    AT91_REG     SSC_RNCR;     // Receive Next Counter Register
    AT91_REG     SSC_TNPR;     // Transmit Next Pointer Register
    AT91_REG     SSC_TNCR;     // Transmit Next Counter Register
    AT91_REG     SSC_PTCR;     // PDC Transfer Control Register
    AT91_REG     SSC_PTSR;     // PDC Transfer Status Register
} AT91S_SSC, *AT91PS_SSC;
#else
#define SSC_CR          (AT91_CAST(AT91_REG *)     0x00000000) // (SSC_CR) Control Register
#define SSC_CMR         (AT91_CAST(AT91_REG *)     0x00000004) // (SSC_CMR) Clock Mode Register
#define SSC_RCMR        (AT91_CAST(AT91_REG *)     0x00000010) // (SSC_RCMR) Receive Clock ModeRegister
#define SSC_RFMR        (AT91_CAST(AT91_REG *)     0x00000014) // (SSC_RFMR) Receive Frame Mode Register
#define SSC_TCMR        (AT91_CAST(AT91_REG *)     0x00000018) // (SSC_TCMR) Transmit Clock Mode Register
#define SSC_TFMR        (AT91_CAST(AT91_REG *)     0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register
#define SSC_RHR         (AT91_CAST(AT91_REG *)     0x00000020) // (SSC_RHR) Receive Holding Register
#define SSC_THR         (AT91_CAST(AT91_REG *)     0x00000024) // (SSC_THR) Transmit Holding Register
#define SSC_RSHR        (AT91_CAST(AT91_REG *)     0x00000030) // (SSC_RSHR) Receive Sync Holding Register
#define SSC_TSHR        (AT91_CAST(AT91_REG *)     0x00000034) // (SSC_TSHR) Transmit Sync Holding Register
#define SSC_SR          (AT91_CAST(AT91_REG *)     0x00000040) // (SSC_SR) Status Register
#define SSC_IER         (AT91_CAST(AT91_REG *)     0x00000044) // (SSC_IER) Interrupt Enable Register
#define SSC_IDR         (AT91_CAST(AT91_REG *)     0x00000048) // (SSC_IDR) Interrupt Disable Register
#define SSC_IMR         (AT91_CAST(AT91_REG *)     0x0000004C) // (SSC_IMR) Interrupt Mask Register
#define SSC_ADDRSIZE    (AT91_CAST(AT91_REG *)     0x000000EC) // (SSC_ADDRSIZE) SSC ADDRSIZE REGISTER 
#define SSC_IPNAME1     (AT91_CAST(AT91_REG *)     0x000000F0) // (SSC_IPNAME1) SSC IPNAME1 REGISTER 
#define SSC_IPNAME2     (AT91_CAST(AT91_REG *)     0x000000F4) // (SSC_IPNAME2) SSC IPNAME2 REGISTER 
#define SSC_FEATURES    (AT91_CAST(AT91_REG *)     0x000000F8) // (SSC_FEATURES) SSC FEATURES REGISTER 
#define SSC_VER         (AT91_CAST(AT91_REG *)     0x000000FC) // (SSC_VER) Version Register

#endif
// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- 
#define AT91C_SSC_RXEN        (0x1UL <<  0) // (SSC) Receive Enable
#define AT91C_SSC_RXDIS       (0x1UL <<  1) // (SSC) Receive Disable
#define AT91C_SSC_TXEN        (0x1UL <<  8) // (SSC) Transmit Enable
#define AT91C_SSC_TXDIS       (0x1UL <<  9) // (SSC) Transmit Disable
#define AT91C_SSC_SWRST       (0x1UL << 15) // (SSC) Software Reset
// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- 
#define AT91C_SSC_CKS         (0x3UL <<  0) // (SSC) Receive/Transmit Clock Selection
#define     AT91C_SSC_CKS_DIV                  (0x0UL) // (SSC) Divided Clock
#define     AT91C_SSC_CKS_TK                   (0x1UL) // (SSC) TK Clock signal
#define     AT91C_SSC_CKS_RK                   (0x2UL) // (SSC) RK pin
#define AT91C_SSC_CKO         (0x7UL <<  2) // (SSC) Receive/Transmit Clock Output Mode Selection
#define     AT91C_SSC_CKO_NONE                 (0x0UL <<  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only
#define     AT91C_SSC_CKO_CONTINOUS            (0x1UL <<  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output
#define     AT91C_SSC_CKO_DATA_TX              (0x2UL <<  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output
#define AT91C_SSC_CKI         (0x1UL <<  5) // (SSC) Receive/Transmit Clock Inversion
#define AT91C_SSC_CKG         (0x3UL <<  6) // (SSC) Receive/Transmit Clock Gating Selection
#define     AT91C_SSC_CKG_NONE                 (0x0UL <<  6) // (SSC) Receive/Transmit Clock Gating: None, continuous clock
#define     AT91C_SSC_CKG_LOW                  (0x1UL <<  6) // (SSC) Receive/Transmit Clock enabled only if RF Low
#define     AT91C_SSC_CKG_HIGH                 (0x2UL <<  6) // (SSC) Receive/Transmit Clock enabled only if RF High
#define AT91C_SSC_START       (0xFUL <<  8) // (SSC) Receive/Transmit Start Selection
#define     AT91C_SSC_START_CONTINOUS            (0x0UL <<  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
#define     AT91C_SSC_START_TX                   (0x1UL <<  8) // (SSC) Transmit/Receive start
#define     AT91C_SSC_START_LOW_RF               (0x2UL <<  8) // (SSC) Detection of a low level on RF input
#define     AT91C_SSC_START_HIGH_RF              (0x3UL <<  8) // (SSC) Detection of a high level on RF input
#define     AT91C_SSC_START_FALL_RF              (0x4UL <<  8) // (SSC) Detection of a falling edge on RF input
#define     AT91C_SSC_START_RISE_RF              (0x5UL <<  8) // (SSC) Detection of a rising edge on RF input
#define     AT91C_SSC_START_LEVEL_RF             (0x6UL <<  8) // (SSC) Detection of any level change on RF input
#define     AT91C_SSC_START_EDGE_RF              (0x7UL <<  8) // (SSC) Detection of any edge on RF input
#define     AT91C_SSC_START_0                    (0x8UL <<  8) // (SSC) Compare 0
#define AT91C_SSC_STOP        (0x1UL << 12) // (SSC) Receive Stop Selection
#define AT91C_SSC_STTDLY      (0xFFUL << 16) // (SSC) Receive/Transmit Start Delay
#define AT91C_SSC_PERIOD      (0xFFUL << 24) // (SSC) Receive/Transmit Period Divider Selection
// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- 
#define AT91C_SSC_DATLEN      (0x1FUL <<  0) // (SSC) Data Length
#define AT91C_SSC_LOOP        (0x1UL <<  5) // (SSC) Loop Mode
#define AT91C_SSC_MSBF        (0x1UL <<  7) // (SSC) Most Significant Bit First
#define AT91C_SSC_DATNB       (0xFUL <<  8) // (SSC) Data Number per Frame
#define AT91C_SSC_FSLEN       (0xFUL << 16) // (SSC) Receive/Transmit Frame Sync length
#define AT91C_SSC_FSOS        (0x7UL << 20) // (SSC) Receive/Transmit Frame Sync Output Selection
#define     AT91C_SSC_FSOS_NONE                 (0x0UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only
#define     AT91C_SSC_FSOS_NEGATIVE             (0x1UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse
#define     AT91C_SSC_FSOS_POSITIVE             (0x2UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse
#define     AT91C_SSC_FSOS_LOW                  (0x3UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer
#define     AT91C_SSC_FSOS_HIGH                 (0x4UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
#define     AT91C_SSC_FSOS_TOGGLE               (0x5UL << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
#define AT91C_SSC_FSEDGE      (0x1UL << 24) // (SSC) Frame Sync Edge Detection
// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- 
// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- 
#define AT91C_SSC_DATDEF      (0x1UL <<  5) // (SSC) Data Default Value
#define AT91C_SSC_FSDEN       (0x1UL << 23) // (SSC) Frame Sync Data Enable
// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- 
#define AT91C_SSC_TXRDY       (0x1UL <<  0) // (SSC) Transmit Ready
#define AT91C_SSC_TXEMPTY     (0x1UL <<  1) // (SSC) Transmit Empty
#define AT91C_SSC_ENDTX       (0x1UL <<  2) // (SSC) End Of Transmission
#define AT91C_SSC_TXBUFE      (0x1UL <<  3) // (SSC) Transmit Buffer Empty
#define AT91C_SSC_RXRDY       (0x1UL <<  4) // (SSC) Receive Ready
#define AT91C_SSC_OVRUN       (0x1UL <<  5) // (SSC) Receive Overrun
#define AT91C_SSC_ENDRX       (0x1UL <<  6) // (SSC) End of Reception
#define AT91C_SSC_RXBUFF      (0x1UL <<  7) // (SSC) Receive Buffer Full
#define AT91C_SSC_CP0         (0x1UL <<  8) // (SSC) Compare 0
#define AT91C_SSC_CP1         (0x1UL <<  9) // (SSC) Compare 1
#define AT91C_SSC_TXSYN       (0x1UL << 10) // (SSC) Transmit Sync
#define AT91C_SSC_RXSYN       (0x1UL << 11) // (SSC) Receive Sync
#define AT91C_SSC_TXENA       (0x1UL << 16) // (SSC) Transmit Enable
#define AT91C_SSC_RXENA       (0x1UL << 17) // (SSC) Receive Enable
// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- 
// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- 
// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- 

// *****************************************************************************
//               REGISTER ADDRESS DEFINITION FOR AT91SAM7SL64
// *****************************************************************************
// ========== Register definition for SYS peripheral ========== 
// ========== Register definition for AIC peripheral ========== 
#define AT91C_AIC_IVR   (AT91_CAST(AT91_REG *)     0xFFFFF100) // (AIC) IRQ Vector Register
#define AT91C_AIC_SMR   (AT91_CAST(AT91_REG *)     0xFFFFF000) // (AIC) Source Mode Register
#define AT91C_AIC_FVR   (AT91_CAST(AT91_REG *)     0xFFFFF104) // (AIC) FIQ Vector Register
#define AT91C_AIC_DCR   (AT91_CAST(AT91_REG *)     0xFFFFF138) // (AIC) Debug Control Register (Protect)
#define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *)     0xFFFFF130) // (AIC) End of Interrupt Command Register
#define AT91C_AIC_SVR   (AT91_CAST(AT91_REG *)     0xFFFFF080) // (AIC) Source Vector Register
#define AT91C_AIC_FFSR  (AT91_CAST(AT91_REG *)     0xFFFFF148) // (AIC) Fast Forcing Status Register
#define AT91C_AIC_ICCR  (AT91_CAST(AT91_REG *)     0xFFFFF128) // (AIC) Interrupt Clear Command Register
#define AT91C_AIC_ISR   (AT91_CAST(AT91_REG *)     0xFFFFF108) // (AIC) Interrupt Status Register
#define AT91C_AIC_IMR   (AT91_CAST(AT91_REG *)     0xFFFFF110) // (AIC) Interrupt Mask Register
#define AT91C_AIC_IPR   (AT91_CAST(AT91_REG *)     0xFFFFF10C) // (AIC) Interrupt Pending Register
#define AT91C_AIC_FFER  (AT91_CAST(AT91_REG *)     0xFFFFF140) // (AIC) Fast Forcing Enable Register
#define AT91C_AIC_IECR  (AT91_CAST(AT91_REG *)     0xFFFFF120) // (AIC) Interrupt Enable Command Register
#define AT91C_AIC_ISCR  (AT91_CAST(AT91_REG *)     0xFFFFF12C) // (AIC) Interrupt Set Command Register
#define AT91C_AIC_FFDR  (AT91_CAST(AT91_REG *)     0xFFFFF144) // (AIC) Fast Forcing Disable Register
#define AT91C_AIC_CISR  (AT91_CAST(AT91_REG *)     0xFFFFF114) // (AIC) Core Interrupt Status Register
#define AT91C_AIC_IDCR  (AT91_CAST(AT91_REG *)     0xFFFFF124) // (AIC) Interrupt Disable Command Register
#define AT91C_AIC_SPU   (AT91_CAST(AT91_REG *)     0xFFFFF134) // (AIC) Spurious Vector Register
// ========== Register definition for PDC_DBGU peripheral ========== 
#define AT91C_DBGU_TCR  (AT91_CAST(AT91_REG *)     0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register
#define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *)     0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register
#define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *)     0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register
#define AT91C_DBGU_TPR  (AT91_CAST(AT91_REG *)     0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register
#define AT91C_DBGU_RPR  (AT91_CAST(AT91_REG *)     0xFFFFF300) // (PDC_DBGU) Receive Pointer Register
#define AT91C_DBGU_RCR  (AT91_CAST(AT91_REG *)     0xFFFFF304) // (PDC_DBGU) Receive Counter Register
#define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *)     0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register
#define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *)     0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register
#define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *)     0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register
#define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *)     0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register
// ========== Register definition for DBGU peripheral ========== 
#define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *)     0xFFFFF244) // (DBGU) Chip ID Extension Register
#define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *)     0xFFFFF220) // (DBGU) Baud Rate Generator Register
#define AT91C_DBGU_IDR  (AT91_CAST(AT91_REG *)     0xFFFFF20C) // (DBGU) Interrupt Disable Register
#define AT91C_DBGU_CSR  (AT91_CAST(AT91_REG *)     0xFFFFF214) // (DBGU) Channel Status Register
#define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *)     0xFFFFF240) // (DBGU) Chip ID Register
#define AT91C_DBGU_MR   (AT91_CAST(AT91_REG *)     0xFFFFF204) // (DBGU) Mode Register
#define AT91C_DBGU_IMR  (AT91_CAST(AT91_REG *)     0xFFFFF210) // (DBGU) Interrupt Mask Register
#define AT91C_DBGU_CR   (AT91_CAST(AT91_REG *)     0xFFFFF200) // (DBGU) Control Register
#define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *)     0xFFFFF248) // (DBGU) Force NTRST Register
#define AT91C_DBGU_THR  (AT91_CAST(AT91_REG *)     0xFFFFF21C) // (DBGU) Transmitter Holding Register
#define AT91C_DBGU_RHR  (AT91_CAST(AT91_REG *)     0xFFFFF218) // (DBGU) Receiver Holding Register
#define AT91C_DBGU_IER  (AT91_CAST(AT91_REG *)     0xFFFFF208) // (DBGU) Interrupt Enable Register
// ========== Register definition for PIOA peripheral ========== 
#define AT91C_PIOA_ODR  (AT91_CAST(AT91_REG *)     0xFFFFF414) // (PIOA) Output Disable Registerr
#define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *)     0xFFFFF430) // (PIOA) Set Output Data Register
#define AT91C_PIOA_ISR  (AT91_CAST(AT91_REG *)     0xFFFFF44C) // (PIOA) Interrupt Status Register
#define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *)     0xFFFFF478) // (PIOA) AB Select Status Register
#define AT91C_PIOA_IER  (AT91_CAST(AT91_REG *)     0xFFFFF440) // (PIOA) Interrupt Enable Register
#define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *)     0xFFFFF460) // (PIOA) Pull-up Disable Register
#define AT91C_PIOA_IMR  (AT91_CAST(AT91_REG *)     0xFFFFF448) // (PIOA) Interrupt Mask Register
#define AT91C_PIOA_PER  (AT91_CAST(AT91_REG *)     0xFFFFF400) // (PIOA) PIO Enable Register
#define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *)     0xFFFFF424) // (PIOA) Input Filter Disable Register
#define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *)     0xFFFFF4A4) // (PIOA) Output Write Disable Register
#define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *)     0xFFFFF458) // (PIOA) Multi-driver Status Register
#define AT91C_PIOA_IDR  (AT91_CAST(AT91_REG *)     0xFFFFF444) // (PIOA) Interrupt Disable Register
#define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *)     0xFFFFF438) // (PIOA) Output Data Status Register
#define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *)     0xFFFFF468) // (PIOA) Pull-up Status Register
#define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *)     0xFFFFF4A8) // (PIOA) Output Write Status Register
#define AT91C_PIOA_BSR  (AT91_CAST(AT91_REG *)     0xFFFFF474) // (PIOA) Select B Register
#define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *)     0xFFFFF4A0) // (PIOA) Output Write Enable Register
#define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *)     0xFFFFF420) // (PIOA) Input Filter Enable Register
#define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *)     0xFFFFF43C) // (PIOA) Pin Data Status Register
#define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *)     0xFFFFF464) // (PIOA) Pull-up Enable Register
#define AT91C_PIOA_OSR  (AT91_CAST(AT91_REG *)     0xFFFFF418) // (PIOA) Output Status Register
#define AT91C_PIOA_ASR  (AT91_CAST(AT91_REG *)     0xFFFFF470) // (PIOA) Select A Register
#define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *)     0xFFFFF454) // (PIOA) Multi-driver Disable Register
#define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *)     0xFFFFF434) // (PIOA) Clear Output Data Register
#define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *)     0xFFFFF450) // (PIOA) Multi-driver Enable Register
#define AT91C_PIOA_PDR  (AT91_CAST(AT91_REG *)     0xFFFFF404) // (PIOA) PIO Disable Register
#define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *)     0xFFFFF428) // (PIOA) Input Filter Status Register
#define AT91C_PIOA_OER  (AT91_CAST(AT91_REG *)     0xFFFFF410) // (PIOA) Output Enable Register
#define AT91C_PIOA_PSR  (AT91_CAST(AT91_REG *)     0xFFFFF408) // (PIOA) PIO Status Register
// ========== Register definition for PIOB peripheral ========== 
#define AT91C_PIOB_OWDR (AT91_CAST(AT91_REG *)     0xFFFFF6A4) // (PIOB) Output Write Disable Register
#define AT91C_PIOB_MDER (AT91_CAST(AT91_REG *)     0xFFFFF650) // (PIOB) Multi-driver Enable Register
#define AT91C_PIOB_PPUSR (AT91_CAST(AT91_REG *)     0xFFFFF668) // (PIOB) Pull-up Status Register
#define AT91C_PIOB_IMR  (AT91_CAST(AT91_REG *)     0xFFFFF648) // (PIOB) Interrupt Mask Register
#define AT91C_PIOB_ASR  (AT91_CAST(AT91_REG *)     0xFFFFF670) // (PIOB) Select A Register
#define AT91C_PIOB_PPUDR (AT91_CAST(AT91_REG *)     0xFFFFF660) // (PIOB) Pull-up Disable Register
#define AT91C_PIOB_PSR  (AT91_CAST(AT91_REG *)     0xFFFFF608) // (PIOB) PIO Status Register
#define AT91C_PIOB_IER  (AT91_CAST(AT91_REG *)     0xFFFFF640) // (PIOB) Interrupt Enable Register
#define AT91C_PIOB_CODR (AT91_CAST(AT91_REG *)     0xFFFFF634) // (PIOB) Clear Output Data Register
#define AT91C_PIOB_OWER (AT91_CAST(AT91_REG *)     0xFFFFF6A0) // (PIOB) Output Write Enable Register
#define AT91C_PIOB_ABSR (AT91_CAST(AT91_REG *)     0xFFFFF678) // (PIOB) AB Select Status Register
#define AT91C_PIOB_IFDR (AT91_CAST(AT91_REG *)     0xFFFFF624) // (PIOB) Input Filter Disable Register
#define AT91C_PIOB_PDSR (AT91_CAST(AT91_REG *)     0xFFFFF63C) // (PIOB) Pin Data Status Register
#define AT91C_PIOB_IDR  (AT91_CAST(AT91_REG *)     0xFFFFF644) // (PIOB) Interrupt Disable Register
#define AT91C_PIOB_OWSR (AT91_CAST(AT91_REG *)     0xFFFFF6A8) // (PIOB) Output Write Status Register
#define AT91C_PIOB_PDR  (AT91_CAST(AT91_REG *)     0xFFFFF604) // (PIOB) PIO Disable Register
#define AT91C_PIOB_ODR  (AT91_CAST(AT91_REG *)     0xFFFFF614) // (PIOB) Output Disable Registerr
#define AT91C_PIOB_IFSR (AT91_CAST(AT91_REG *)     0xFFFFF628) // (PIOB) Input Filter Status Register
#define AT91C_PIOB_PPUER (AT91_CAST(AT91_REG *)     0xFFFFF664) // (PIOB) Pull-up Enable Register
#define AT91C_PIOB_SODR (AT91_CAST(AT91_REG *)     0xFFFFF630) // (PIOB) Set Output Data Register
#define AT91C_PIOB_ISR  (AT91_CAST(AT91_REG *)     0xFFFFF64C) // (PIOB) Interrupt Status Register
#define AT91C_PIOB_ODSR (AT91_CAST(AT91_REG *)     0xFFFFF638) // (PIOB) Output Data Status Register
#define AT91C_PIOB_OSR  (AT91_CAST(AT91_REG *)     0xFFFFF618) // (PIOB) Output Status Register
#define AT91C_PIOB_MDSR (AT91_CAST(AT91_REG *)     0xFFFFF658) // (PIOB) Multi-driver Status Register
#define AT91C_PIOB_IFER (AT91_CAST(AT91_REG *)     0xFFFFF620) // (PIOB) Input Filter Enable Register
#define AT91C_PIOB_BSR  (AT91_CAST(AT91_REG *)     0xFFFFF674) // (PIOB) Select B Register
#define AT91C_PIOB_MDDR (AT91_CAST(AT91_REG *)     0xFFFFF654) // (PIOB) Multi-driver Disable Register
#define AT91C_PIOB_OER  (AT91_CAST(AT91_REG *)     0xFFFFF610) // (PIOB) Output Enable Register
#define AT91C_PIOB_PER  (AT91_CAST(AT91_REG *)     0xFFFFF600) // (PIOB) PIO Enable Register
// ========== Register definition for CKGR peripheral ========== 
#define AT91C_CKGR_MOR  (AT91_CAST(AT91_REG *)     0xFFFFFC20) // (CKGR) Main Oscillator Register
#define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *)     0xFFFFFC24) // (CKGR) Main Clock  Frequency Register
#define AT91C_CKGR_PLLR (AT91_CAST(AT91_REG *)     0xFFFFFC28) // (CKGR) PLL Register
// ========== Register definition for PMC peripheral ========== 
#define AT91C_PMC_PCER  (AT91_CAST(AT91_REG *)     0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
#define AT91C_PMC_PCKR  (AT91_CAST(AT91_REG *)     0xFFFFFC40) // (PMC) Programmable Clock Register
#define AT91C_PMC_MCKR  (AT91_CAST(AT91_REG *)     0xFFFFFC30) // (PMC) Master Clock Register
#define AT91C_PMC_PLLR  (AT91_CAST(AT91_REG *)     0xFFFFFC28) // (PMC) PLL Register
#define AT91C_PMC_PCDR  (AT91_CAST(AT91_REG *)     0xFFFFFC14) // (PMC) Peripheral Clock Disable Register
#define AT91C_PMC_SCSR  (AT91_CAST(AT91_REG *)     0xFFFFFC08) // (PMC) System Clock Status Register
#define AT91C_PMC_MCFR  (AT91_CAST(AT91_REG *)     0xFFFFFC24) // (PMC) Main Clock  Frequency Register
#define AT91C_PMC_IMR   (AT91_CAST(AT91_REG *)     0xFFFFFC6C) // (PMC) Interrupt Mask Register
#define AT91C_PMC_IER   (AT91_CAST(AT91_REG *)     0xFFFFFC60) // (PMC) Interrupt Enable Register
#define AT91C_PMC_MOR   (AT91_CAST(AT91_REG *)     0xFFFFFC20) // (PMC) Main Oscillator Register
#define AT91C_PMC_IDR   (AT91_CAST(AT91_REG *)     0xFFFFFC64) // (PMC) Interrupt Disable Register
#define AT91C_PMC_SCDR  (AT91_CAST(AT91_REG *)     0xFFFFFC04) // (PMC) System Clock Disable Register
#define AT91C_PMC_PCSR  (AT91_CAST(AT91_REG *)     0xFFFFFC18) // (PMC) Peripheral Clock Status Register
#define AT91C_PMC_FSMR  (AT91_CAST(AT91_REG *)     0xFFFFFC70) // (PMC) Fast Startup Mode Register
#define AT91C_PMC_SCER  (AT91_CAST(AT91_REG *)     0xFFFFFC00) // (PMC) System Clock Enable Register
#define AT91C_PMC_SR    (AT91_CAST(AT91_REG *)     0xFFFFFC68) // (PMC) Status Register
// ========== Register definition for RSTC peripheral ========== 
#define AT91C_RSTC_RCR  (AT91_CAST(AT91_REG *)     0xFFFFFD00) // (RSTC) Reset Control Register
#define AT91C_RSTC_RMR  (AT91_CAST(AT91_REG *)     0xFFFFFD08) // (RSTC) Reset Mode Register
#define AT91C_RSTC_RSR  (AT91_CAST(AT91_REG *)     0xFFFFFD04) // (RSTC) Reset Status Register
// ========== Register definition for SUPC peripheral ========== 
#define AT91C_SUPC_WUIR (AT91_CAST(AT91_REG *)     0xFFFFFD20) // (SUPC) Wake Up Inputs Register
#define AT91C_SUPC_MR   (AT91_CAST(AT91_REG *)     0xFFFFFD18) // (SUPC) Mode Register
#define AT91C_SUPC_FWUTR (AT91_CAST(AT91_REG *)     0xFFFFFD28) // (SUPC) Flash Wake-up Timer Register
#define AT91C_SUPC_BOMR (AT91_CAST(AT91_REG *)     0xFFFFFD14) // (SUPC) Brown Out Mode Register
#define AT91C_SUPC_SR   (AT91_CAST(AT91_REG *)     0xFFFFFD24) // (SUPC) Status Register
#define AT91C_SUPC_CR   (AT91_CAST(AT91_REG *)     0xFFFFFD10) // (SUPC) Control Register
#define AT91C_SUPC_WUMR (AT91_CAST(AT91_REG *)     0xFFFFFD1C) // (SUPC) Wake Up Mode Register
// ========== Register definition for RTTC peripheral ========== 
#define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *)     0xFFFFFD38) // (RTTC) Real-time Value Register
#define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *)     0xFFFFFD34) // (RTTC) Real-time Alarm Register
#define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *)     0xFFFFFD3C) // (RTTC) Real-time Status Register
#define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *)     0xFFFFFD30) // (RTTC) Real-time Mode Register
// ========== Register definition for PITC peripheral ========== 
#define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *)     0xFFFFFD40) // (PITC) Period Interval Mode Register
#define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *)     0xFFFFFD48) // (PITC) Period Interval Value Register
#define AT91C_PITC_PISR (AT91_CAST(AT91_REG *)     0xFFFFFD44) // (PITC) Period Interval Status Register
#define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *)     0xFFFFFD4C) // (PITC) Period Interval Image Register
// ========== Register definition for WDTC peripheral ========== 
#define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *)     0xFFFFFD54) // (WDTC) Watchdog Mode Register
#define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *)     0xFFFFFD58) // (WDTC) Watchdog Status Register
#define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *)     0xFFFFFD50) // (WDTC) Watchdog Control Register
// ========== Register definition for RTC peripheral ========== 
#define AT91C_RTC_IMR   (AT91_CAST(AT91_REG *)     0xFFFFFD88) // (RTC) Interrupt Mask Register
#define AT91C_RTC_TIMALR (AT91_CAST(AT91_REG *)     0xFFFFFD70) // (RTC) Time Alarm Register
#define AT91C_RTC_IDR   (AT91_CAST(AT91_REG *)     0xFFFFFD84) // (RTC) Interrupt Disable Register
#define AT91C_RTC_MR    (AT91_CAST(AT91_REG *)     0xFFFFFD64) // (RTC) Mode Register
#define AT91C_RTC_SR    (AT91_CAST(AT91_REG *)     0xFFFFFD78) // (RTC) Status Register
#define AT91C_RTC_VER   (AT91_CAST(AT91_REG *)     0xFFFFFD8C) // (RTC) Valid Entry Register
#define AT91C_RTC_TIMR  (AT91_CAST(AT91_REG *)     0xFFFFFD68) // (RTC) Time Register
#define AT91C_RTC_CALALR (AT91_CAST(AT91_REG *)     0xFFFFFD74) // (RTC) Calendar Alarm Register
#define AT91C_RTC_IER   (AT91_CAST(AT91_REG *)     0xFFFFFD80) // (RTC) Interrupt Enable Register
#define AT91C_RTC_SCCR  (AT91_CAST(AT91_REG *)     0xFFFFFD7C) // (RTC) Status Clear Command Register
#define AT91C_RTC_CR    (AT91_CAST(AT91_REG *)     0xFFFFFD60) // (RTC) Control Register
#define AT91C_RTC_CALR  (AT91_CAST(AT91_REG *)     0xFFFFFD6C) // (RTC) Calendar Register
// ========== Register definition for MC peripheral ========== 
#define AT91C_MC_ASR    (AT91_CAST(AT91_REG *)     0xFFFFFF04) // (MC) MC Abort Status Register
#define AT91C_MC_RCR    (AT91_CAST(AT91_REG *)     0xFFFFFF00) // (MC) MC Remap Control Register
#define AT91C_MC_FCR    (AT91_CAST(AT91_REG *)     0xFFFFFF64) // (MC) MC Flash Command Register
#define AT91C_MC_AASR   (AT91_CAST(AT91_REG *)     0xFFFFFF08) // (MC) MC Abort Address Status Register
#define AT91C_MC_FSR    (AT91_CAST(AT91_REG *)     0xFFFFFF68) // (MC) MC Flash Status Register
#define AT91C_MC_FRR    (AT91_CAST(AT91_REG *)     0xFFFFFF6C) // (MC) MC Flash Result Register
#define AT91C_MC_FMR    (AT91_CAST(AT91_REG *)     0xFFFFFF60) // (MC) MC Flash Mode Register
// ========== Register definition for PDC_SPI peripheral ========== 
#define AT91C_SPI_PTCR  (AT91_CAST(AT91_REG *)     0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register
#define AT91C_SPI_TPR   (AT91_CAST(AT91_REG *)     0xFFFE0108) // (PDC_SPI) Transmit Pointer Register
#define AT91C_SPI_TCR   (AT91_CAST(AT91_REG *)     0xFFFE010C) // (PDC_SPI) Transmit Counter Register
#define AT91C_SPI_RCR   (AT91_CAST(AT91_REG *)     0xFFFE0104) // (PDC_SPI) Receive Counter Register
#define AT91C_SPI_PTSR  (AT91_CAST(AT91_REG *)     0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register
#define AT91C_SPI_RNPR  (AT91_CAST(AT91_REG *)     0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register
#define AT91C_SPI_RPR   (AT91_CAST(AT91_REG *)     0xFFFE0100) // (PDC_SPI) Receive Pointer Register
#define AT91C_SPI_TNCR  (AT91_CAST(AT91_REG *)     0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register
#define AT91C_SPI_RNCR  (AT91_CAST(AT91_REG *)     0xFFFE0114) // (PDC_SPI) Receive Next Counter Register
#define AT91C_SPI_TNPR  (AT91_CAST(AT91_REG *)     0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register
// ========== Register definition for SPI peripheral ========== 
#define AT91C_SPI_IER   (AT91_CAST(AT91_REG *)     0xFFFE0014) // (SPI) Interrupt Enable Register
#define AT91C_SPI_SR    (AT91_CAST(AT91_REG *)     0xFFFE0010) // (SPI) Status Register
#define AT91C_SPI_IDR   (AT91_CAST(AT91_REG *)     0xFFFE0018) // (SPI) Interrupt Disable Register
#define AT91C_SPI_CR    (AT91_CAST(AT91_REG *)     0xFFFE0000) // (SPI) Control Register
#define AT91C_SPI_MR    (AT91_CAST(AT91_REG *)     0xFFFE0004) // (SPI) Mode Register
#define AT91C_SPI_IMR   (AT91_CAST(AT91_REG *)     0xFFFE001C) // (SPI) Interrupt Mask Register
#define AT91C_SPI_TDR   (AT91_CAST(AT91_REG *)     0xFFFE000C) // (SPI) Transmit Data Register
#define AT91C_SPI_RDR   (AT91_CAST(AT91_REG *)     0xFFFE0008) // (SPI) Receive Data Register
#define AT91C_SPI_CSR   (AT91_CAST(AT91_REG *)     0xFFFE0030) // (SPI) Chip Select Register
// ========== Register definition for PDC_US1 peripheral ========== 
#define AT91C_US1_RNCR  (AT91_CAST(AT91_REG *)     0xFFFC4114) // (PDC_US1) Receive Next Counter Register
#define AT91C_US1_PTCR  (AT91_CAST(AT91_REG *)     0xFFFC4120) // (PDC_US1) PDC Transfer Control Register
#define AT91C_US1_TCR   (AT91_CAST(AT91_REG *)     0xFFFC410C) // (PDC_US1) Transmit Counter Register
#define AT91C_US1_PTSR  (AT91_CAST(AT91_REG *)     0xFFFC4124) // (PDC_US1) PDC Transfer Status Register
#define AT91C_US1_TNPR  (AT91_CAST(AT91_REG *)     0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register
#define AT91C_US1_RCR   (AT91_CAST(AT91_REG *)     0xFFFC4104) // (PDC_US1) Receive Counter Register
#define AT91C_US1_RNPR  (AT91_CAST(AT91_REG *)     0xFFFC4110) // (PDC_US1) Receive Next Pointer Register
#define AT91C_US1_RPR   (AT91_CAST(AT91_REG *)     0xFFFC4100) // (PDC_US1) Receive Pointer Register
#define AT91C_US1_TNCR  (AT91_CAST(AT91_REG *)     0xFFFC411C) // (PDC_US1) Transmit Next Counter Register
#define AT91C_US1_TPR   (AT91_CAST(AT91_REG *)     0xFFFC4108) // (PDC_US1) Transmit Pointer Register
// ========== Register definition for US1 peripheral ========== 
#define AT91C_US1_IF    (AT91_CAST(AT91_REG *)     0xFFFC404C) // (US1) IRDA_FILTER Register
#define AT91C_US1_NER   (AT91_CAST(AT91_REG *)     0xFFFC4044) // (US1) Nb Errors Register
#define AT91C_US1_RTOR  (AT91_CAST(AT91_REG *)     0xFFFC4024) // (US1) Receiver Time-out Register
#define AT91C_US1_CSR   (AT91_CAST(AT91_REG *)     0xFFFC4014) // (US1) Channel Status Register
#define AT91C_US1_IDR   (AT91_CAST(AT91_REG *)     0xFFFC400C) // (US1) Interrupt Disable Register
#define AT91C_US1_IER   (AT91_CAST(AT91_REG *)     0xFFFC4008) // (US1) Interrupt Enable Register
#define AT91C_US1_THR   (AT91_CAST(AT91_REG *)     0xFFFC401C) // (US1) Transmitter Holding Register
#define AT91C_US1_TTGR  (AT91_CAST(AT91_REG *)     0xFFFC4028) // (US1) Transmitter Time-guard Register
#define AT91C_US1_RHR   (AT91_CAST(AT91_REG *)     0xFFFC4018) // (US1) Receiver Holding Register
#define AT91C_US1_BRGR  (AT91_CAST(AT91_REG *)     0xFFFC4020) // (US1) Baud Rate Generator Register
#define AT91C_US1_IMR   (AT91_CAST(AT91_REG *)     0xFFFC4010) // (US1) Interrupt Mask Register
#define AT91C_US1_FIDI  (AT91_CAST(AT91_REG *)     0xFFFC4040) // (US1) FI_DI_Ratio Register
#define AT91C_US1_CR    (AT91_CAST(AT91_REG *)     0xFFFC4000) // (US1) Control Register
#define AT91C_US1_MR    (AT91_CAST(AT91_REG *)     0xFFFC4004) // (US1) Mode Register
// ========== Register definition for PDC_US0 peripheral ========== 
#define AT91C_US0_TNPR  (AT91_CAST(AT91_REG *)     0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register
#define AT91C_US0_RNPR  (AT91_CAST(AT91_REG *)     0xFFFC0110) // (PDC_US0) Receive Next Pointer Register
#define AT91C_US0_TCR   (AT91_CAST(AT91_REG *)     0xFFFC010C) // (PDC_US0) Transmit Counter Register
#define AT91C_US0_PTCR  (AT91_CAST(AT91_REG *)     0xFFFC0120) // (PDC_US0) PDC Transfer Control Register
#define AT91C_US0_PTSR  (AT91_CAST(AT91_REG *)     0xFFFC0124) // (PDC_US0) PDC Transfer Status Register
#define AT91C_US0_TNCR  (AT91_CAST(AT91_REG *)     0xFFFC011C) // (PDC_US0) Transmit Next Counter Register
#define AT91C_US0_TPR   (AT91_CAST(AT91_REG *)     0xFFFC0108) // (PDC_US0) Transmit Pointer Register
#define AT91C_US0_RCR   (AT91_CAST(AT91_REG *)     0xFFFC0104) // (PDC_US0) Receive Counter Register
#define AT91C_US0_RPR   (AT91_CAST(AT91_REG *)     0xFFFC0100) // (PDC_US0) Receive Pointer Register
#define AT91C_US0_RNCR  (AT91_CAST(AT91_REG *)     0xFFFC0114) // (PDC_US0) Receive Next Counter Register
// ========== Register definition for US0 peripheral ========== 
#define AT91C_US0_BRGR  (AT91_CAST(AT91_REG *)     0xFFFC0020) // (US0) Baud Rate Generator Register
#define AT91C_US0_NER   (AT91_CAST(AT91_REG *)     0xFFFC0044) // (US0) Nb Errors Register
#define AT91C_US0_CR    (AT91_CAST(AT91_REG *)     0xFFFC0000) // (US0) Control Register
#define AT91C_US0_IMR   (AT91_CAST(AT91_REG *)     0xFFFC0010) // (US0) Interrupt Mask Register
#define AT91C_US0_FIDI  (AT91_CAST(AT91_REG *)     0xFFFC0040) // (US0) FI_DI_Ratio Register
#define AT91C_US0_TTGR  (AT91_CAST(AT91_REG *)     0xFFFC0028) // (US0) Transmitter Time-guard Register
#define AT91C_US0_MR    (AT91_CAST(AT91_REG *)     0xFFFC0004) // (US0) Mode Register
#define AT91C_US0_RTOR  (AT91_CAST(AT91_REG *)     0xFFFC0024) // (US0) Receiver Time-out Register
#define AT91C_US0_CSR   (AT91_CAST(AT91_REG *)     0xFFFC0014) // (US0) Channel Status Register
#define AT91C_US0_RHR   (AT91_CAST(AT91_REG *)     0xFFFC0018) // (US0) Receiver Holding Register
#define AT91C_US0_IDR   (AT91_CAST(AT91_REG *)     0xFFFC000C) // (US0) Interrupt Disable Register
#define AT91C_US0_THR   (AT91_CAST(AT91_REG *)     0xFFFC001C) // (US0) Transmitter Holding Register
#define AT91C_US0_IF    (AT91_CAST(AT91_REG *)     0xFFFC004C) // (US0) IRDA_FILTER Register
#define AT91C_US0_IER   (AT91_CAST(AT91_REG *)     0xFFFC0008) // (US0) Interrupt Enable Register
// ========== Register definition for PDC_TWI0 peripheral ========== 
#define AT91C_TWI0_TNCR (AT91_CAST(AT91_REG *)     0xFFFB811C) // (PDC_TWI0) Transmit Next Counter Register
#define AT91C_TWI0_RNCR (AT91_CAST(AT91_REG *)     0xFFFB8114) // (PDC_TWI0) Receive Next Counter Register
#define AT91C_TWI0_TNPR (AT91_CAST(AT91_REG *)     0xFFFB8118) // (PDC_TWI0) Transmit Next Pointer Register
#define AT91C_TWI0_PTCR (AT91_CAST(AT91_REG *)     0xFFFB8120) // (PDC_TWI0) PDC Transfer Control Register
#define AT91C_TWI0_TCR  (AT91_CAST(AT91_REG *)     0xFFFB810C) // (PDC_TWI0) Transmit Counter Register
#define AT91C_TWI0_RPR  (AT91_CAST(AT91_REG *)     0xFFFB8100) // (PDC_TWI0) Receive Pointer Register
#define AT91C_TWI0_TPR  (AT91_CAST(AT91_REG *)     0xFFFB8108) // (PDC_TWI0) Transmit Pointer Register
#define AT91C_TWI0_RCR  (AT91_CAST(AT91_REG *)     0xFFFB8104) // (PDC_TWI0) Receive Counter Register
#define AT91C_TWI0_PTSR (AT91_CAST(AT91_REG *)     0xFFFB8124) // (PDC_TWI0) PDC Transfer Status Register
#define AT91C_TWI0_RNPR (AT91_CAST(AT91_REG *)     0xFFFB8110) // (PDC_TWI0) Receive Next Pointer Register
// ========== Register definition for TWI0 peripheral ========== 
#define AT91C_TWI0_CR   (AT91_CAST(AT91_REG *)     0xFFFB8000) // (TWI0) Control Register
#define AT91C_TWI0_VER  (AT91_CAST(AT91_REG *)     0xFFFB80FC) // (TWI0) Version Register
#define AT91C_TWI0_SR   (AT91_CAST(AT91_REG *)     0xFFFB8020) // (TWI0) Status Register
#define AT91C_TWI0_FEATURES (AT91_CAST(AT91_REG *)     0xFFFB80F8) // (TWI0) TWI FEATURES REGISTER 
#define AT91C_TWI0_IMR  (AT91_CAST(AT91_REG *)     0xFFFB802C) // (TWI0) Interrupt Mask Register
#define AT91C_TWI0_THR  (AT91_CAST(AT91_REG *)     0xFFFB8034) // (TWI0) Transmit Holding Register
#define AT91C_TWI0_IDR  (AT91_CAST(AT91_REG *)     0xFFFB8028) // (TWI0) Interrupt Disable Register
#define AT91C_TWI0_IADR (AT91_CAST(AT91_REG *)     0xFFFB800C) // (TWI0) Internal Address Register
#define AT91C_TWI0_IPNAME1 (AT91_CAST(AT91_REG *)     0xFFFB80F0) // (TWI0) TWI IPNAME1 REGISTER 
#define AT91C_TWI0_SMR  (AT91_CAST(AT91_REG *)     0xFFFB8008) // (TWI0) Slave Mode Register
#define AT91C_TWI0_IER  (AT91_CAST(AT91_REG *)     0xFFFB8024) // (TWI0) Interrupt Enable Register
#define AT91C_TWI0_ADDRSIZE (AT91_CAST(AT91_REG *)     0xFFFB80EC) // (TWI0) TWI ADDRSIZE REGISTER 
#define AT91C_TWI0_RHR  (AT91_CAST(AT91_REG *)     0xFFFB8030) // (TWI0) Receive Holding Register
#define AT91C_TWI0_CWGR (AT91_CAST(AT91_REG *)     0xFFFB8010) // (TWI0) Clock Waveform Generator Register
#define AT91C_TWI0_MMR  (AT91_CAST(AT91_REG *)     0xFFFB8004) // (TWI0) Master Mode Register
#define AT91C_TWI0_IPNAME2 (AT91_CAST(AT91_REG *)     0xFFFB80F4) // (TWI0) TWI IPNAME2 REGISTER 
// ========== Register definition for PDC_TWI1 peripheral ========== 
#define AT91C_TWI1_TNPR (AT91_CAST(AT91_REG *)     0xFFFBC118) // (PDC_TWI1) Transmit Next Pointer Register
#define AT91C_TWI1_TCR  (AT91_CAST(AT91_REG *)     0xFFFBC10C) // (PDC_TWI1) Transmit Counter Register
#define AT91C_TWI1_RNCR (AT91_CAST(AT91_REG *)     0xFFFBC114) // (PDC_TWI1) Receive Next Counter Register
#define AT91C_TWI1_RPR  (AT91_CAST(AT91_REG *)     0xFFFBC100) // (PDC_TWI1) Receive Pointer Register
#define AT91C_TWI1_TPR  (AT91_CAST(AT91_REG *)     0xFFFBC108) // (PDC_TWI1) Transmit Pointer Register
#define AT91C_TWI1_RCR  (AT91_CAST(AT91_REG *)     0xFFFBC104) // (PDC_TWI1) Receive Counter Register
#define AT91C_TWI1_RNPR (AT91_CAST(AT91_REG *)     0xFFFBC110) // (PDC_TWI1) Receive Next Pointer Register
#define AT91C_TWI1_PTCR (AT91_CAST(AT91_REG *)     0xFFFBC120) // (PDC_TWI1) PDC Transfer Control Register
#define AT91C_TWI1_TNCR (AT91_CAST(AT91_REG *)     0xFFFBC11C) // (PDC_TWI1) Transmit Next Counter Register
#define AT91C_TWI1_PTSR (AT91_CAST(AT91_REG *)     0xFFFBC124) // (PDC_TWI1) PDC Transfer Status Register
// ========== Register definition for TWI1 peripheral ========== 
#define AT91C_TWI1_IDR  (AT91_CAST(AT91_REG *)     0xFFFBC028) // (TWI1) Interrupt Disable Register
#define AT91C_TWI1_CR   (AT91_CAST(AT91_REG *)     0xFFFBC000) // (TWI1) Control Register
#define AT91C_TWI1_MMR  (AT91_CAST(AT91_REG *)     0xFFFBC004) // (TWI1) Master Mode Register
#define AT91C_TWI1_FEATURES (AT91_CAST(AT91_REG *)     0xFFFBC0F8) // (TWI1) TWI FEATURES REGISTER 
#define AT91C_TWI1_RHR  (AT91_CAST(AT91_REG *)     0xFFFBC030) // (TWI1) Receive Holding Register
#define AT91C_TWI1_IER  (AT91_CAST(AT91_REG *)     0xFFFBC024) // (TWI1) Interrupt Enable Register
#define AT91C_TWI1_ADDRSIZE (AT91_CAST(AT91_REG *)     0xFFFBC0EC) // (TWI1) TWI ADDRSIZE REGISTER 
#define AT91C_TWI1_THR  (AT91_CAST(AT91_REG *)     0xFFFBC034) // (TWI1) Transmit Holding Register
#define AT91C_TWI1_IMR  (AT91_CAST(AT91_REG *)     0xFFFBC02C) // (TWI1) Interrupt Mask Register
#define AT91C_TWI1_IADR (AT91_CAST(AT91_REG *)     0xFFFBC00C) // (TWI1) Internal Address Register
#define AT91C_TWI1_SR   (AT91_CAST(AT91_REG *)     0xFFFBC020) // (TWI1) Status Register
#define AT91C_TWI1_IPNAME1 (AT91_CAST(AT91_REG *)     0xFFFBC0F0) // (TWI1) TWI IPNAME1 REGISTER 
#define AT91C_TWI1_IPNAME2 (AT91_CAST(AT91_REG *)     0xFFFBC0F4) // (TWI1) TWI IPNAME2 REGISTER 
#define AT91C_TWI1_CWGR (AT91_CAST(AT91_REG *)     0xFFFBC010) // (TWI1) Clock Waveform Generator Register
#define AT91C_TWI1_SMR  (AT91_CAST(AT91_REG *)     0xFFFBC008) // (TWI1) Slave Mode Register
#define AT91C_TWI1_VER  (AT91_CAST(AT91_REG *)     0xFFFBC0FC) // (TWI1) Version Register
// ========== Register definition for PWMC_CH3 peripheral ========== 
#define AT91C_CH3_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC270) // (PWMC_CH3) Channel Update Register
#define AT91C_CH3_Reserved (AT91_CAST(AT91_REG *)     0xFFFCC274) // (PWMC_CH3) Reserved
#define AT91C_CH3_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC268) // (PWMC_CH3) Channel Period Register
#define AT91C_CH3_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register
#define AT91C_CH3_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC26C) // (PWMC_CH3) Channel Counter Register
#define AT91C_CH3_CMR   (AT91_CAST(AT91_REG *)     0xFFFCC260) // (PWMC_CH3) Channel Mode Register
// ========== Register definition for PWMC_CH2 peripheral ========== 
#define AT91C_CH2_Reserved (AT91_CAST(AT91_REG *)     0xFFFCC254) // (PWMC_CH2) Reserved
#define AT91C_CH2_CMR   (AT91_CAST(AT91_REG *)     0xFFFCC240) // (PWMC_CH2) Channel Mode Register
#define AT91C_CH2_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC24C) // (PWMC_CH2) Channel Counter Register
#define AT91C_CH2_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC248) // (PWMC_CH2) Channel Period Register
#define AT91C_CH2_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC250) // (PWMC_CH2) Channel Update Register
#define AT91C_CH2_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register
// ========== Register definition for PWMC_CH1 peripheral ========== 
#define AT91C_CH1_Reserved (AT91_CAST(AT91_REG *)     0xFFFCC234) // (PWMC_CH1) Reserved
#define AT91C_CH1_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC230) // (PWMC_CH1) Channel Update Register
#define AT91C_CH1_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC228) // (PWMC_CH1) Channel Period Register
#define AT91C_CH1_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC22C) // (PWMC_CH1) Channel Counter Register
#define AT91C_CH1_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register
#define AT91C_CH1_CMR   (AT91_CAST(AT91_REG *)     0xFFFCC220) // (PWMC_CH1) Channel Mode Register
// ========== Register definition for PWMC_CH0 peripheral ========== 
#define AT91C_CH0_Reserved (AT91_CAST(AT91_REG *)     0xFFFCC214) // (PWMC_CH0) Reserved
#define AT91C_CH0_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC208) // (PWMC_CH0) Channel Period Register
#define AT91C_CH0_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register
#define AT91C_CH0_CMR   (AT91_CAST(AT91_REG *)     0xFFFCC200) // (PWMC_CH0) Channel Mode Register
#define AT91C_CH0_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC210) // (PWMC_CH0) Channel Update Register
#define AT91C_CH0_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC20C) // (PWMC_CH0) Channel Counter Register
// ========== Register definition for PWMC peripheral ========== 
#define AT91C_PWMC_IDR  (AT91_CAST(AT91_REG *)     0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register
#define AT91C_PWMC_DIS  (AT91_CAST(AT91_REG *)     0xFFFCC008) // (PWMC) PWMC Disable Register
#define AT91C_PWMC_IER  (AT91_CAST(AT91_REG *)     0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register
#define AT91C_PWMC_VR   (AT91_CAST(AT91_REG *)     0xFFFCC0FC) // (PWMC) PWMC Version Register
#define AT91C_PWMC_ISR  (AT91_CAST(AT91_REG *)     0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register
#define AT91C_PWMC_SR   (AT91_CAST(AT91_REG *)     0xFFFCC00C) // (PWMC) PWMC Status Register
#define AT91C_PWMC_IMR  (AT91_CAST(AT91_REG *)     0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register
#define AT91C_PWMC_MR   (AT91_CAST(AT91_REG *)     0xFFFCC000) // (PWMC) PWMC Mode Register
#define AT91C_PWMC_ENA  (AT91_CAST(AT91_REG *)     0xFFFCC004) // (PWMC) PWMC Enable Register
// ========== Register definition for TC0 peripheral ========== 
#define AT91C_TC0_SR    (AT91_CAST(AT91_REG *)     0xFFFA0020) // (TC0) Status Register
#define AT91C_TC0_RC    (AT91_CAST(AT91_REG *)     0xFFFA001C) // (TC0) Register C
#define AT91C_TC0_RB    (AT91_CAST(AT91_REG *)     0xFFFA0018) // (TC0) Register B
#define AT91C_TC0_CCR   (AT91_CAST(AT91_REG *)     0xFFFA0000) // (TC0) Channel Control Register
#define AT91C_TC0_CMR   (AT91_CAST(AT91_REG *)     0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)
#define AT91C_TC0_IER   (AT91_CAST(AT91_REG *)     0xFFFA0024) // (TC0) Interrupt Enable Register
#define AT91C_TC0_RA    (AT91_CAST(AT91_REG *)     0xFFFA0014) // (TC0) Register A
#define AT91C_TC0_IDR   (AT91_CAST(AT91_REG *)     0xFFFA0028) // (TC0) Interrupt Disable Register
#define AT91C_TC0_CV    (AT91_CAST(AT91_REG *)     0xFFFA0010) // (TC0) Counter Value
#define AT91C_TC0_IMR   (AT91_CAST(AT91_REG *)     0xFFFA002C) // (TC0) Interrupt Mask Register
// ========== Register definition for TC1 peripheral ========== 
#define AT91C_TC1_RB    (AT91_CAST(AT91_REG *)     0xFFFA0058) // (TC1) Register B
#define AT91C_TC1_CCR   (AT91_CAST(AT91_REG *)     0xFFFA0040) // (TC1) Channel Control Register
#define AT91C_TC1_IER   (AT91_CAST(AT91_REG *)     0xFFFA0064) // (TC1) Interrupt Enable Register
#define AT91C_TC1_IDR   (AT91_CAST(AT91_REG *)     0xFFFA0068) // (TC1) Interrupt Disable Register
#define AT91C_TC1_SR    (AT91_CAST(AT91_REG *)     0xFFFA0060) // (TC1) Status Register
#define AT91C_TC1_CMR   (AT91_CAST(AT91_REG *)     0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)
#define AT91C_TC1_RA    (AT91_CAST(AT91_REG *)     0xFFFA0054) // (TC1) Register A
#define AT91C_TC1_RC    (AT91_CAST(AT91_REG *)     0xFFFA005C) // (TC1) Register C
#define AT91C_TC1_IMR   (AT91_CAST(AT91_REG *)     0xFFFA006C) // (TC1) Interrupt Mask Register
#define AT91C_TC1_CV    (AT91_CAST(AT91_REG *)     0xFFFA0050) // (TC1) Counter Value
// ========== Register definition for TC2 peripheral ========== 
#define AT91C_TC2_CMR   (AT91_CAST(AT91_REG *)     0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)
#define AT91C_TC2_CCR   (AT91_CAST(AT91_REG *)     0xFFFA0080) // (TC2) Channel Control Register
#define AT91C_TC2_CV    (AT91_CAST(AT91_REG *)     0xFFFA0090) // (TC2) Counter Value
#define AT91C_TC2_RA    (AT91_CAST(AT91_REG *)     0xFFFA0094) // (TC2) Register A
#define AT91C_TC2_RB    (AT91_CAST(AT91_REG *)     0xFFFA0098) // (TC2) Register B
#define AT91C_TC2_IDR   (AT91_CAST(AT91_REG *)     0xFFFA00A8) // (TC2) Interrupt Disable Register
#define AT91C_TC2_IMR   (AT91_CAST(AT91_REG *)     0xFFFA00AC) // (TC2) Interrupt Mask Register
#define AT91C_TC2_RC    (AT91_CAST(AT91_REG *)     0xFFFA009C) // (TC2) Register C
#define AT91C_TC2_IER   (AT91_CAST(AT91_REG *)     0xFFFA00A4) // (TC2) Interrupt Enable Register
#define AT91C_TC2_SR    (AT91_CAST(AT91_REG *)     0xFFFA00A0) // (TC2) Status Register
// ========== Register definition for TCB peripheral ========== 
#define AT91C_TCB_ADDRSIZE (AT91_CAST(AT91_REG *)     0xFFFA00EC) // (TCB) TC ADDRSIZE REGISTER 
#define AT91C_TCB_BMR   (AT91_CAST(AT91_REG *)     0xFFFA00C4) // (TCB) TC Block Mode Register
#define AT91C_TCB_VER   (AT91_CAST(AT91_REG *)     0xFFFA00FC) // (TCB)  Version Register
#define AT91C_TCB_FEATURES (AT91_CAST(AT91_REG *)     0xFFFA00F8) // (TCB) TC FEATURES REGISTER 
#define AT91C_TCB_IPNAME1 (AT91_CAST(AT91_REG *)     0xFFFA00F0) // (TCB) TC IPNAME1 REGISTER 
#define AT91C_TCB_BCR   (AT91_CAST(AT91_REG *)     0xFFFA00C0) // (TCB) TC Block Control Register
#define AT91C_TCB_IPNAME2 (AT91_CAST(AT91_REG *)     0xFFFA00F4) // (TCB) TC IPNAME2 REGISTER 
// ========== Register definition for PDC_ADC peripheral ========== 
#define AT91C_ADC_PTSR  (AT91_CAST(AT91_REG *)     0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register
#define AT91C_ADC_PTCR  (AT91_CAST(AT91_REG *)     0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register
#define AT91C_ADC_TNPR  (AT91_CAST(AT91_REG *)     0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register
#define AT91C_ADC_TNCR  (AT91_CAST(AT91_REG *)     0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register
#define AT91C_ADC_RNPR  (AT91_CAST(AT91_REG *)     0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register
#define AT91C_ADC_RNCR  (AT91_CAST(AT91_REG *)     0xFFFD8114) // (PDC_ADC) Receive Next Counter Register
#define AT91C_ADC_RPR   (AT91_CAST(AT91_REG *)     0xFFFD8100) // (PDC_ADC) Receive Pointer Register
#define AT91C_ADC_TCR   (AT91_CAST(AT91_REG *)     0xFFFD810C) // (PDC_ADC) Transmit Counter Register
#define AT91C_ADC_TPR   (AT91_CAST(AT91_REG *)     0xFFFD8108) // (PDC_ADC) Transmit Pointer Register
#define AT91C_ADC_RCR   (AT91_CAST(AT91_REG *)     0xFFFD8104) // (PDC_ADC) Receive Counter Register
// ========== Register definition for ADC peripheral ========== 
#define AT91C_ADC_CDR2  (AT91_CAST(AT91_REG *)     0xFFFD8038) // (ADC) ADC Channel Data Register 2
#define AT91C_ADC_CDR3  (AT91_CAST(AT91_REG *)     0xFFFD803C) // (ADC) ADC Channel Data Register 3
#define AT91C_ADC_CDR0  (AT91_CAST(AT91_REG *)     0xFFFD8030) // (ADC) ADC Channel Data Register 0
#define AT91C_ADC_CDR5  (AT91_CAST(AT91_REG *)     0xFFFD8044) // (ADC) ADC Channel Data Register 5
#define AT91C_ADC_CHDR  (AT91_CAST(AT91_REG *)     0xFFFD8014) // (ADC) ADC Channel Disable Register
#define AT91C_ADC_SR    (AT91_CAST(AT91_REG *)     0xFFFD801C) // (ADC) ADC Status Register
#define AT91C_ADC_CDR4  (AT91_CAST(AT91_REG *)     0xFFFD8040) // (ADC) ADC Channel Data Register 4
#define AT91C_ADC_CDR1  (AT91_CAST(AT91_REG *)     0xFFFD8034) // (ADC) ADC Channel Data Register 1
#define AT91C_ADC_LCDR  (AT91_CAST(AT91_REG *)     0xFFFD8020) // (ADC) ADC Last Converted Data Register
#define AT91C_ADC_IDR   (AT91_CAST(AT91_REG *)     0xFFFD8028) // (ADC) ADC Interrupt Disable Register
#define AT91C_ADC_CR    (AT91_CAST(AT91_REG *)     0xFFFD8000) // (ADC) ADC Control Register
#define AT91C_ADC_CDR7  (AT91_CAST(AT91_REG *)     0xFFFD804C) // (ADC) ADC Channel Data Register 7
#define AT91C_ADC_CDR6  (AT91_CAST(AT91_REG *)     0xFFFD8048) // (ADC) ADC Channel Data Register 6
#define AT91C_ADC_IER   (AT91_CAST(AT91_REG *)     0xFFFD8024) // (ADC) ADC Interrupt Enable Register
#define AT91C_ADC_CHER  (AT91_CAST(AT91_REG *)     0xFFFD8010) // (ADC) ADC Channel Enable Register
#define AT91C_ADC_CHSR  (AT91_CAST(AT91_REG *)     0xFFFD8018) // (ADC) ADC Channel Status Register
#define AT91C_ADC_MR    (AT91_CAST(AT91_REG *)     0xFFFD8004) // (ADC) ADC Mode Register
#define AT91C_ADC_IMR   (AT91_CAST(AT91_REG *)     0xFFFD802C) // (ADC) ADC Interrupt Mask Register
// ========== Register definition for PDC_SSC peripheral ========== 
#define AT91C_SSC_TNCR  (AT91_CAST(AT91_REG *)     0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register
#define AT91C_SSC_RPR   (AT91_CAST(AT91_REG *)     0xFFFD4100) // (PDC_SSC) Receive Pointer Register
#define AT91C_SSC_RNCR  (AT91_CAST(AT91_REG *)     0xFFFD4114) // (PDC_SSC) Receive Next Counter Register
#define AT91C_SSC_TPR   (AT91_CAST(AT91_REG *)     0xFFFD4108) // (PDC_SSC) Transmit Pointer Register
#define AT91C_SSC_PTCR  (AT91_CAST(AT91_REG *)     0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register
#define AT91C_SSC_TCR   (AT91_CAST(AT91_REG *)     0xFFFD410C) // (PDC_SSC) Transmit Counter Register
#define AT91C_SSC_RCR   (AT91_CAST(AT91_REG *)     0xFFFD4104) // (PDC_SSC) Receive Counter Register
#define AT91C_SSC_RNPR  (AT91_CAST(AT91_REG *)     0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register
#define AT91C_SSC_TNPR  (AT91_CAST(AT91_REG *)     0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register
#define AT91C_SSC_PTSR  (AT91_CAST(AT91_REG *)     0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register
// ========== Register definition for SSC peripheral ========== 
#define AT91C_SSC_IPNAME2 (AT91_CAST(AT91_REG *)     0xFFFD40F4) // (SSC) SSC IPNAME2 REGISTER 
#define AT91C_SSC_RHR   (AT91_CAST(AT91_REG *)     0xFFFD4020) // (SSC) Receive Holding Register
#define AT91C_SSC_IDR   (AT91_CAST(AT91_REG *)     0xFFFD4048) // (SSC) Interrupt Disable Register
#define AT91C_SSC_THR   (AT91_CAST(AT91_REG *)     0xFFFD4024) // (SSC) Transmit Holding Register
#define AT91C_SSC_RCMR  (AT91_CAST(AT91_REG *)     0xFFFD4010) // (SSC) Receive Clock ModeRegister
#define AT91C_SSC_IER   (AT91_CAST(AT91_REG *)     0xFFFD4044) // (SSC) Interrupt Enable Register
#define AT91C_SSC_CMR   (AT91_CAST(AT91_REG *)     0xFFFD4004) // (SSC) Clock Mode Register
#define AT91C_SSC_TCMR  (AT91_CAST(AT91_REG *)     0xFFFD4018) // (SSC) Transmit Clock Mode Register
#define AT91C_SSC_ADDRSIZE (AT91_CAST(AT91_REG *)     0xFFFD40EC) // (SSC) SSC ADDRSIZE REGISTER 
#define AT91C_SSC_TFMR  (AT91_CAST(AT91_REG *)     0xFFFD401C) // (SSC) Transmit Frame Mode Register
#define AT91C_SSC_RSHR  (AT91_CAST(AT91_REG *)     0xFFFD4030) // (SSC) Receive Sync Holding Register
#define AT91C_SSC_TSHR  (AT91_CAST(AT91_REG *)     0xFFFD4034) // (SSC) Transmit Sync Holding Register
#define AT91C_SSC_FEATURES (AT91_CAST(AT91_REG *)     0xFFFD40F8) // (SSC) SSC FEATURES REGISTER 
#define AT91C_SSC_SR    (AT91_CAST(AT91_REG *)     0xFFFD4040) // (SSC) Status Register
#define AT91C_SSC_IPNAME1 (AT91_CAST(AT91_REG *)     0xFFFD40F0) // (SSC) SSC IPNAME1 REGISTER 
#define AT91C_SSC_VER   (AT91_CAST(AT91_REG *)     0xFFFD40FC) // (SSC) Version Register
#define AT91C_SSC_CR    (AT91_CAST(AT91_REG *)     0xFFFD4000) // (SSC) Control Register
#define AT91C_SSC_IMR   (AT91_CAST(AT91_REG *)     0xFFFD404C) // (SSC) Interrupt Mask Register
#define AT91C_SSC_RFMR  (AT91_CAST(AT91_REG *)     0xFFFD4014) // (SSC) Receive Frame Mode Register

// *****************************************************************************
//               PIO DEFINITIONS FOR AT91SAM7SL64
// *****************************************************************************
#define AT91C_PIO_PA0        (1UL <<  0) // Pin Controlled by PA0
#define AT91C_PA0_DRXD     (AT91C_PIO_PA0) //  DBGU Debug Receive Data
#define AT91C_PA0_FIQ      (AT91C_PIO_PA0) //  AIC Fast Interrupt Input
#define AT91C_PIO_PA1        (1UL <<  1) // Pin Controlled by PA1
#define AT91C_PA1_DTXD     (AT91C_PIO_PA1) //  DBGU Debug Transmit Data
#define AT91C_PA1_TCLK0    (AT91C_PIO_PA1) //  Timer Counter 0 external clock input
#define AT91C_PIO_PA10       (1UL << 10) // Pin Controlled by PA10
#define AT91C_PA10_TWD0     (AT91C_PIO_PA10) //  TWI 0 Two-wire Serial Data
#define AT91C_PA10_IRQ0     (AT91C_PIO_PA10) //  External Interrupt 0
#define AT91C_PIO_PA11       (1UL << 11) // Pin Controlled by PA11
#define AT91C_PA11_TWCK0    (AT91C_PIO_PA11) //  TWI 0 Two-wire Serial Clock
#define AT91C_PA11_PCK0     (AT91C_PIO_PA11) //  PMC Programmable Clock Output 0
#define AT91C_PIO_PA12       (1UL << 12) // Pin Controlled by PA12
#define AT91C_PA12_TD       (AT91C_PIO_PA12) //  SSC Transmit data
#define AT91C_PA12_PWM0     (AT91C_PIO_PA12) //  PWM Channel 0
#define AT91C_PIO_PA13       (1UL << 13) // Pin Controlled by PA13
#define AT91C_PA13_RD       (AT91C_PIO_PA13) //  SSC Receive Data
#define AT91C_PA13_PWM1     (AT91C_PIO_PA13) //  PWM Channel 1
#define AT91C_PIO_PA14       (1UL << 14) // Pin Controlled by PA14
#define AT91C_PA14_TK       (AT91C_PIO_PA14) //  SSC Transmit Clock
#define AT91C_PA14_PCK2     (AT91C_PIO_PA14) //  PMC Programmable Clock Output 2
#define AT91C_PIO_PA15       (1UL << 15) // Pin Controlled by PA15
#define AT91C_PA15_TF       (AT91C_PIO_PA15) //  SSC Transmit Frame Sync
#define AT91C_PA15_TIOA0    (AT91C_PIO_PA15) //  Timer Counter 0 Multipurpose Timer I/O Pin A
#define AT91C_PIO_PA16       (1UL << 16) // Pin Controlled by PA16
#define AT91C_PA16_RK       (AT91C_PIO_PA16) //  SSC Receive Clock
#define AT91C_PA16_NPCS2    (AT91C_PIO_PA16) //  SPI Peripheral Chip Select 2
#define AT91C_PIO_PA17       (1UL << 17) // Pin Controlled by PA17
#define AT91C_PA17_RF       (AT91C_PIO_PA17) //  SSC Receive Frame Sync
#define AT91C_PA17_NPCS3    (AT91C_PIO_PA17) //  SPI Peripheral Chip Select 3
#define AT91C_PIO_PA18       (1UL << 18) // Pin Controlled by PA18
#define AT91C_PA18_TWD1     (AT91C_PIO_PA18) //  TWI 1 Two-wire Serial Data
#define AT91C_PA18_CTS0     (AT91C_PIO_PA18) //  USART 0 Clear To Send
#define AT91C_PIO_PA19       (1UL << 19) // Pin Controlled by PA19
#define AT91C_PA19_TWCK1    (AT91C_PIO_PA19) //  TWI 1 Two-wire Serial Clock
#define AT91C_PA19_RTS0     (AT91C_PIO_PA19) //  USART 0 Ready To Send
#define AT91C_PIO_PA2        (1UL <<  2) // Pin Controlled by PA2
#define AT91C_PA2_TXD0     (AT91C_PIO_PA2) //  USART 0 Transmit Data
#define AT91C_PA2_PWM0     (AT91C_PIO_PA2) //  PWM Channel 0
#define AT91C_PIO_PA20       (1UL << 20) // Pin Controlled by PA20
#define AT91C_PA20_NPCS1    (AT91C_PIO_PA20) //  SPI Peripheral Chip Select 1
#define AT91C_PA20_PCK1     (AT91C_PIO_PA20) //  PMC Programmable Clock Output 1
#define AT91C_PIO_PA21       (1UL << 21) // Pin Controlled by PA21
#define AT91C_PA21_SCK1     (AT91C_PIO_PA21) //  USART 1 Serial Clock
#define AT91C_PA21_TIOB0    (AT91C_PIO_PA21) //  Timer Counter 0 Multipurpose Timer I/O Pin B
#define AT91C_PIO_PA22       (1UL << 22) // Pin Controlled by PA22
#define AT91C_PA22_RTS1     (AT91C_PIO_PA22) //  USART 1 Ready To Send
#define AT91C_PA22_PWM2     (AT91C_PIO_PA22) //  PWM Channel 2
#define AT91C_PIO_PA23       (1UL << 23) // Pin Controlled by PA23
#define AT91C_PA23_CTS1     (AT91C_PIO_PA23) //  USART 1 Clear To Send
#define AT91C_PA23_ADTRG    (AT91C_PIO_PA23) //  ADC External Trigger
#define AT91C_PIO_PA24       (1UL << 24) // Pin Controlled by PA24
#define AT91C_PA24_TIOB1    (AT91C_PIO_PA24) //  Timer Counter 1 Multipurpose Timer I/O Pin B
#define AT91C_PA24_PWM3     (AT91C_PIO_PA24) //  PWM Channel 3
#define AT91C_PIO_PA25       (1UL << 25) // Pin Controlled by PA25
#define AT91C_PA25_TIOA1    (AT91C_PIO_PA25) //  Timer Counter 1 Multipurpose Timer I/O Pin A
#define AT91C_PA25_PWM2     (AT91C_PIO_PA25) //  PWM Channel 2
#define AT91C_PIO_PA26       (1UL << 26) // Pin Controlled by PA26
#define AT91C_PA26_TCLK1    (AT91C_PIO_PA26) //  Timer Counter 1 external clock input
#define AT91C_PA26_IRQ1     (AT91C_PIO_PA26) //  External Interrupt 1
#define AT91C_PIO_PA27       (1UL << 27) // Pin Controlled by PA27
#define AT91C_PA27_TIOB2    (AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B
#define AT91C_PA27_NPCS2    (AT91C_PIO_PA27) //  SPI Peripheral Chip Select 2
#define AT91C_PIO_PA28       (1UL << 28) // Pin Controlled by PA28
#define AT91C_PA28_TIOA2    (AT91C_PIO_PA28) //  Timer Counter 2 Multipurpose Timer I/O Pin A
#define AT91C_PA28_PCK2     (AT91C_PIO_PA28) //  PMC Programmable Clock Output 2
#define AT91C_PIO_PA29       (1UL << 29) // Pin Controlled by PA29
#define AT91C_PA29_TCLK2    (AT91C_PIO_PA29) //  Timer Counter 2 external clock input
#define AT91C_PA29_PCK1     (AT91C_PIO_PA29) //  PMC Programmable Clock Output 1
#define AT91C_PIO_PA3        (1UL <<  3) // Pin Controlled by PA3
#define AT91C_PA3_RXD0     (AT91C_PIO_PA3) //  USART 0 Receive Data
#define AT91C_PA3_PWM1     (AT91C_PIO_PA3) //  PWM Channel 1
#define AT91C_PIO_PA30       (1UL << 30) // Pin Controlled by PA30
#define AT91C_PA30_PWM2     (AT91C_PIO_PA30) //  PWM Channel 2
#define AT91C_PA30_NPCS1    (AT91C_PIO_PA30) //  SPI Peripheral Chip Select 1
#define AT91C_PIO_PA31       (1UL << 31) // Pin Controlled by PA31
#define AT91C_PA31_PWM3     (AT91C_PIO_PA31) //  PWM Channel 3
#define AT91C_PA31_NPCS2    (AT91C_PIO_PA31) //  SPI Peripheral Chip Select 2
#define AT91C_PIO_PA4        (1UL <<  4) // Pin Controlled by PA4
#define AT91C_PA4_TXD1     (AT91C_PIO_PA4) //  USART 1 Transmit Data
#define AT91C_PA4_SCK0     (AT91C_PIO_PA4) //  USART 0 Serial Clock
#define AT91C_PIO_PA5        (1UL <<  5) // Pin Controlled by PA5
#define AT91C_PA5_RXD1     (AT91C_PIO_PA5) //  USART 1 Receive Data
#define AT91C_PA5_PWM3     (AT91C_PIO_PA5) //  PWM Channel 3
#define AT91C_PIO_PA6        (1UL <<  6) // Pin Controlled by PA6
#define AT91C_PA6_MISO     (AT91C_PIO_PA6) //  SPI Master In Slave
#define AT91C_PA6_PWM2     (AT91C_PIO_PA6) //  PWM Channel 2
#define AT91C_PIO_PA7        (1UL <<  7) // Pin Controlled by PA7
#define AT91C_PA7_MOSI     (AT91C_PIO_PA7) //  SPI Master Out Slave
#define AT91C_PA7_PCK0     (AT91C_PIO_PA7) //  PMC Programmable Clock Output 0
#define AT91C_PIO_PA8        (1UL <<  8) // Pin Controlled by PA8
#define AT91C_PA8_SPCK     (AT91C_PIO_PA8) //  SPI Serial Clock
#define AT91C_PA8_PCK0     (AT91C_PIO_PA8) //  PMC Programmable Clock Output 0
#define AT91C_PIO_PA9        (1UL <<  9) // Pin Controlled by PA9
#define AT91C_PA9_NPCS0    (AT91C_PIO_PA9) //  SPI Peripheral Chip Select 0
#define AT91C_PA9_PWM2     (AT91C_PIO_PA9) //  PWM Channel 2
#define AT91C_PIO_PB0        (1UL <<  0) // Pin Controlled by PB0
#define AT91C_PIO_PB1        (1UL <<  1) // Pin Controlled by PB1
#define AT91C_PIO_PB2        (1UL <<  2) // Pin Controlled by PB2
#define AT91C_PIO_PB3        (1UL <<  3) // Pin Controlled by PB3

// *****************************************************************************
//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7SL64
// *****************************************************************************
#define AT91C_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)
#define AT91C_ID_SYS    ( 1) // System Peripheral
#define AT91C_ID_PIOA   ( 2) // Parallel IO Controller A
#define AT91C_ID_PIOB   ( 3) // Parallel IO Controller B
#define AT91C_ID_4_Reserved ( 4) // Reserved
#define AT91C_ID_SPI    ( 5) // Serial Peripheral Interface 0
#define AT91C_ID_US0    ( 6) // USART 0
#define AT91C_ID_US1    ( 7) // USART 1
#define AT91C_ID_TWI0   ( 8) // Two-Wire Interface 0
#define AT91C_ID_TWI1   ( 9) // Two-Wire Interface 1
#define AT91C_ID_PWMC   (10) // PWM Controller
#define AT91C_ID_11_Reserved (11) // Reserved
#define AT91C_ID_TC0    (12) // Timer Counter 0
#define AT91C_ID_TC1    (13) // Timer Counter 1
#define AT91C_ID_TC2    (14) // Timer Counter 2
#define AT91C_ID_ADC    (15) // Analog-to-Digital Converter
#define AT91C_ID_SSC    (16) // Synchronous Serial Controller
#define AT91C_ID_17_Reserved (17) // Reserved
#define AT91C_ID_18_Reserved (18) // Reserved
#define AT91C_ID_19_Reserved (19) // Reserved
#define AT91C_ID_20_Reserved (20) // Reserved
#define AT91C_ID_21_Reserved (21) // Reserved
#define AT91C_ID_22_Reserved (22) // Reserved
#define AT91C_ID_23_Reserved (23) // Reserved
#define AT91C_ID_24_Reserved (24) // Reserved
#define AT91C_ID_25_Reserved (25) // Reserved
#define AT91C_ID_26_Reserved (26) // Reserved
#define AT91C_ID_27_Reserved (27) // Reserved
#define AT91C_ID_28_Reserved (28) // Reserved
#define AT91C_ID_29_Reserved (29) // Reserved
#define AT91C_ID_IRQ0   (30) // Advanced Interrupt Controller (IRQ0)
#define AT91C_ID_IRQ1   (31) // Advanced Interrupt Controller (IRQ1)
#define AT91C_ALL_INT   (0xC001F7EF) // ALL VALID INTERRUPTS

// *****************************************************************************
//               BASE ADDRESS DEFINITIONS FOR AT91SAM7SL64
// *****************************************************************************
#define AT91C_BASE_SYS       (AT91_CAST(AT91PS_SYS)     0xFFFFF000) // (SYS) Base Address
#define AT91C_BASE_AIC       (AT91_CAST(AT91PS_AIC)     0xFFFFF000) // (AIC) Base Address
#define AT91C_BASE_PDC_DBGU  (AT91_CAST(AT91PS_PDC)     0xFFFFF300) // (PDC_DBGU) Base Address
#define AT91C_BASE_DBGU      (AT91_CAST(AT91PS_DBGU)     0xFFFFF200) // (DBGU) Base Address
#define AT91C_BASE_PIOA      (AT91_CAST(AT91PS_PIO)     0xFFFFF400) // (PIOA) Base Address
#define AT91C_BASE_PIOB      (AT91_CAST(AT91PS_PIO)     0xFFFFF600) // (PIOB) Base Address
#define AT91C_BASE_CKGR      (AT91_CAST(AT91PS_CKGR)     0xFFFFFC20) // (CKGR) Base Address
#define AT91C_BASE_PMC       (AT91_CAST(AT91PS_PMC)     0xFFFFFC00) // (PMC) Base Address
#define AT91C_BASE_RSTC      (AT91_CAST(AT91PS_RSTC)     0xFFFFFD00) // (RSTC) Base Address
#define AT91C_BASE_SUPC      (AT91_CAST(AT91PS_SUPC)     0xFFFFFD10) // (SUPC) Base Address
#define AT91C_BASE_RTTC      (AT91_CAST(AT91PS_RTTC)     0xFFFFFD30) // (RTTC) Base Address
#define AT91C_BASE_PITC      (AT91_CAST(AT91PS_PITC)     0xFFFFFD40) // (PITC) Base Address
#define AT91C_BASE_WDTC      (AT91_CAST(AT91PS_WDTC)     0xFFFFFD50) // (WDTC) Base Address
#define AT91C_BASE_RTC       (AT91_CAST(AT91PS_RTC)     0xFFFFFD60) // (RTC) Base Address
#define AT91C_BASE_MC        (AT91_CAST(AT91PS_MC)     0xFFFFFF00) // (MC) Base Address
#define AT91C_BASE_PDC_SPI   (AT91_CAST(AT91PS_PDC)     0xFFFE0100) // (PDC_SPI) Base Address
#define AT91C_BASE_SPI       (AT91_CAST(AT91PS_SPI)     0xFFFE0000) // (SPI) Base Address
#define AT91C_BASE_PDC_US1   (AT91_CAST(AT91PS_PDC)     0xFFFC4100) // (PDC_US1) Base Address
#define AT91C_BASE_US1       (AT91_CAST(AT91PS_USART)     0xFFFC4000) // (US1) Base Address
#define AT91C_BASE_PDC_US0   (AT91_CAST(AT91PS_PDC)     0xFFFC0100) // (PDC_US0) Base Address
#define AT91C_BASE_US0       (AT91_CAST(AT91PS_USART)     0xFFFC0000) // (US0) Base Address
#define AT91C_BASE_PDC_TWI0  (AT91_CAST(AT91PS_PDC)     0xFFFB8100) // (PDC_TWI0) Base Address
#define AT91C_BASE_TWI0      (AT91_CAST(AT91PS_TWI)     0xFFFB8000) // (TWI0) Base Address
#define AT91C_BASE_PDC_TWI1  (AT91_CAST(AT91PS_PDC)     0xFFFBC100) // (PDC_TWI1) Base Address
#define AT91C_BASE_TWI1      (AT91_CAST(AT91PS_TWI)     0xFFFBC000) // (TWI1) Base Address
#define AT91C_BASE_PWMC_CH3  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC260) // (PWMC_CH3) Base Address
#define AT91C_BASE_PWMC_CH2  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC240) // (PWMC_CH2) Base Address
#define AT91C_BASE_PWMC_CH1  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC220) // (PWMC_CH1) Base Address
#define AT91C_BASE_PWMC_CH0  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC200) // (PWMC_CH0) Base Address
#define AT91C_BASE_PWMC      (AT91_CAST(AT91PS_PWMC)     0xFFFCC000) // (PWMC) Base Address
#define AT91C_BASE_TC0       (AT91_CAST(AT91PS_TC)     0xFFFA0000) // (TC0) Base Address
#define AT91C_BASE_TC1       (AT91_CAST(AT91PS_TC)     0xFFFA0040) // (TC1) Base Address
#define AT91C_BASE_TC2       (AT91_CAST(AT91PS_TC)     0xFFFA0080) // (TC2) Base Address
#define AT91C_BASE_TCB       (AT91_CAST(AT91PS_TCB)     0xFFFA0000) // (TCB) Base Address
#define AT91C_BASE_PDC_ADC   (AT91_CAST(AT91PS_PDC)     0xFFFD8100) // (PDC_ADC) Base Address
#define AT91C_BASE_ADC       (AT91_CAST(AT91PS_ADC)     0xFFFD8000) // (ADC) Base Address
#define AT91C_BASE_PDC_SSC   (AT91_CAST(AT91PS_PDC)     0xFFFD4100) // (PDC_SSC) Base Address
#define AT91C_BASE_SSC       (AT91_CAST(AT91PS_SSC)     0xFFFD4000) // (SSC) Base Address

// *****************************************************************************
//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7SL64
// *****************************************************************************
// ISRAM
#define AT91C_ISRAM                     (0x00200000) // Internal SRAM base address
#define AT91C_ISRAM_SIZE                (0x00002000) // Internal SRAM size in byte (8 Kbytes)
// IFLASH
#define AT91C_IFLASH                    (0x00100000) // Internal FLASH base address
#define AT91C_IFLASH_SIZE               (0x00010000) // Internal FLASH size in byte (64 Kbytes)
#define AT91C_IFLASH_PAGE_SIZE          (256)        // Internal FLASH Page Size
#define AT91C_IFLASH_LOCK_REGION_SIZE   (4096)       // Internal FLASH Lock Region Size
#define AT91C_IFLASH_NB_OF_PAGES        (256)        // Internal FLASH Number of Pages
#define AT91C_IFLASH_NB_OF_LOCK_BITS    (16)         // Internal FLASH Number of Lock Bits

#endif
personal git repositories of Harald Welte. Your mileage may vary