1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
|
/* ----------------------------------------------------------------------------
* ATMEL Microcontroller Software Support
* ----------------------------------------------------------------------------
* Copyright (c) 2009, Atmel Corporation
*
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* - Redistributions of source code must retain the above copyright notice,
* this list of conditions and the disclaimer below.
*
* Atmel's name may not be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ----------------------------------------------------------------------------
*/
/*
Title: Memories implementation
*/
//------------------------------------------------------------------------------
// Headers
//------------------------------------------------------------------------------
#include <board.h>
#include <pio/pio.h>
//------------------------------------------------------------------------------
// Exported functions
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
/// Dummy function to initialize and configure the SDRAM
//------------------------------------------------------------------------------
void BOARD_ConfigureSdram(unsigned char busWidth)
{
}
//------------------------------------------------------------------------------
/// Configures the EBI for NandFlash access. Pins must be configured after or
/// before calling this function.
//------------------------------------------------------------------------------
void BOARD_ConfigureNandFlash(unsigned char busWidth)
{
#ifdef CHIP_NAND_CTRL
AT91PS_HSMC4 pHSMC4 = AT91C_BASE_HSMC4;
#endif
AT91PS_HSMC4_CS pSMC = AT91C_BASE_HSMC4_CS1;
// Open EBI clock
AT91C_BASE_PMC->PMC_PCER = (1<< AT91C_ID_HSMC4);
#ifdef CHIP_NAND_CTRL
// Enable the Nand Flash Controller
pHSMC4 ->HSMC4_CTRL = AT91C_HSMC4_NFCEN;
#endif
pSMC->HSMC4_SETUP = 0
| ((0 << 0) & AT91C_HSMC4_NWE_SETUP)
| ((1 << 8) & AT91C_HSMC4_NCS_WR_SETUP)
| ((0 << 16) & AT91C_HSMC4_NRD_SETUP)
| ((1 << 24) & AT91C_HSMC4_NCS_RD_SETUP);
pSMC->HSMC4_PULSE = 0
| ((2 << 0) & AT91C_HSMC4_NWE_PULSE)
| ((3 << 8) & AT91C_HSMC4_NCS_WR_PULSE)
| ((3 << 16) & AT91C_HSMC4_NRD_PULSE)
| ((4 << 24) & AT91C_HSMC4_NCS_RD_PULSE);
pSMC->HSMC4_CYCLE = 0
| ((4 << 0) & AT91C_HSMC4_NWE_CYCLE)
| ((7 << 16) & AT91C_HSMC4_NRD_CYCLE);
pSMC->HSMC4_TIMINGS = 0
| (unsigned int)((1 << 0) & AT91C_HSMC4_TCLR) // CLE to REN
| (unsigned int)((2 << 4) & AT91C_HSMC4_TADL) // ALE to Data
| (unsigned int)((1 << 8) & AT91C_HSMC4_TAR) // ALE to REN
| (unsigned int)((1 << 16) & AT91C_HSMC4_TRR) // Ready to REN
| (unsigned int)((2 << 24) & AT91C_HSMC4_TWB) // WEN to REN
| (unsigned int)(7<<28)
| (unsigned int)(AT91C_HSMC4_NFSEL) // Nand Flash Timing
;
if (busWidth == 8) {
pSMC->HSMC4_MODE = AT91C_HSMC4_DBW_WIDTH_EIGTH_BITS | AT91C_HSMC4_READ_MODE | AT91C_HSMC4_WRITE_MODE;
}
else if (busWidth == 16) {
pSMC->HSMC4_MODE = AT91C_HSMC4_DBW_WIDTH_SIXTEEN_BITS | AT91C_HSMC4_READ_MODE | AT91C_HSMC4_WRITE_MODE;
}
}
//------------------------------------------------------------------------------
/// Function to initialize and configure the PSRAM
//------------------------------------------------------------------------------
void BOARD_ConfigurePsram(void)
{
const Pin pinPsram[] = {BOARD_PSRAM_PINS};
unsigned int tmp;
// Open EBI clock
AT91C_BASE_PMC->PMC_PCER = (1<< AT91C_ID_HSMC4);
// Configure I/O
PIO_Configure(pinPsram, PIO_LISTSIZE(pinPsram));
// Setup the PSRAM (HSMC4_EBI.CS0, 0x60000000 ~ 0x60FFFFFF)
AT91C_BASE_HSMC4_CS0->HSMC4_SETUP = 0
| ((1 << 0) & AT91C_HSMC4_NWE_SETUP)
| ((1 << 8) & AT91C_HSMC4_NCS_WR_SETUP)
| ((1 << 16) & AT91C_HSMC4_NRD_SETUP)
| ((1 << 24) & AT91C_HSMC4_NCS_RD_SETUP)
;
AT91C_BASE_HSMC4_CS0->HSMC4_PULSE = 0
| ((5 << 0) & AT91C_HSMC4_NWE_PULSE)
| ((5 << 8) & AT91C_HSMC4_NCS_WR_PULSE)
| ((5 << 16) & AT91C_HSMC4_NRD_PULSE)
| ((5 << 24) & AT91C_HSMC4_NCS_RD_PULSE)
;
AT91C_BASE_HSMC4_CS0->HSMC4_CYCLE = 0
| ((6 << 0) & AT91C_HSMC4_NWE_CYCLE)
| ((6 << 16) & AT91C_HSMC4_NRD_CYCLE)
;
tmp = AT91C_BASE_HSMC4_CS0->HSMC4_TIMINGS
& (unsigned int)(AT91C_HSMC4_OCMSEN | AT91C_HSMC4_RBNSEL | AT91C_HSMC4_NFSEL);
AT91C_BASE_HSMC4_CS0->HSMC4_TIMINGS = tmp
| ((0 << 0) & AT91C_HSMC4_TCLR) // CLE to REN
| ((0 << 4) & AT91C_HSMC4_TADL) // ALE to Data
| ((0 << 8) & AT91C_HSMC4_TAR) // ALE to REN
| ((0 << 16) & AT91C_HSMC4_TRR) // Ready to REN
| ((0 << 24) & AT91C_HSMC4_TWB) // WEN to REN
;
tmp = AT91C_BASE_HSMC4_CS0->HSMC4_MODE & ~(unsigned int)AT91C_HSMC4_DBW;
AT91C_BASE_HSMC4_CS0->HSMC4_MODE = tmp
| (AT91C_HSMC4_READ_MODE)
| (AT91C_HSMC4_WRITE_MODE)
| (AT91C_HSMC4_DBW_WIDTH_SIXTEEN_BITS)
//| (AT91C_HSMC4_PMEN)
;
}
|
