1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
|
/* ----------------------------------------------------------------------------
* ATMEL Microcontroller Software Support
* ----------------------------------------------------------------------------
* Copyright (c) 2008, Atmel Corporation
*
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* - Redistributions of source code must retain the above copyright notice,
* this list of conditions and the disclaimer below.
*
* Atmel's name may not be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ----------------------------------------------------------------------------
*/
//------------------------------------------------------------------------------
// Headers
//------------------------------------------------------------------------------
#include "pwmc2.h"
#include <board.h>
#include <utility/assert.h>
#include <utility/trace.h>
//------------------------------------------------------------------------------
// Local functions
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
/// Finds a prescaler/divisor couple to generate the desired frequency from
/// MCK.
/// Returns the value to enter in PWMC_MR or 0 if the configuration cannot be
/// met.
/// \param frequency Desired frequency in Hz.
/// \param mck Master clock frequency in Hz.
//------------------------------------------------------------------------------
static unsigned short FindClockConfiguration(
unsigned int frequency,
unsigned int mck)
{
unsigned int divisors[11] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024};
unsigned char divisor = 0;
unsigned int prescaler;
SANITY_CHECK(frequency < mck);
// Find prescaler and divisor values
prescaler = (mck / divisors[divisor]) / frequency;
while ((prescaler > 255) && (divisor < 11)) {
divisor++;
prescaler = (mck / divisors[divisor]) / frequency;
}
// Return result
if (divisor < 11) {
TRACE_DEBUG("Found divisor=%u and prescaler=%u for freq=%uHz\n\r",
divisors[divisor], prescaler, frequency);
return prescaler | (divisor << 8);
}
else {
return 0;
}
}
//------------------------------------------------------------------------------
// Global functions
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
/// Configures PWM a channel with the given parameters, basic configure function.
/// The PWM controller must have been clocked in the PMC prior to calling this
/// function.
/// Beware: this function disables the channel. It waits until disable is effective.
/// \param channel Channel number.
/// \param prescaler Channel prescaler.
/// \param alignment Channel alignment.
/// \param polarity Channel polarity.
//------------------------------------------------------------------------------
void PWMC_ConfigureChannel(
unsigned char channel,
unsigned int prescaler,
unsigned int alignment,
unsigned int polarity)
{
SANITY_CHECK(prescaler < AT91C_PWMC_CPRE_MCKB);
SANITY_CHECK((alignment & ~AT91C_PWMC_CALG) == 0);
SANITY_CHECK((polarity & ~AT91C_PWMC_CPOL) == 0);
// Disable channel (effective at the end of the current period)
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) != 0) {
AT91C_BASE_PWMC->PWMC_DIS = 1 << channel;
while ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) != 0);
}
// Configure channel
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CMR = prescaler | alignment | polarity;
}
//------------------------------------------------------------------------------
/// Configures PWM a channel with the given parameters, extend configure function.
/// The PWM controller must have been clocked in the PMC prior to calling this
/// function.
/// Beware: this function disables the channel. It waits until disable is effective.
/// \param channel Channel number.
/// \param prescaler Channel prescaler.
/// \param alignment Channel alignment.
/// \param polarity Channel polarity.
/// \param countEventSelect Channel counter event selection.
/// \param DTEnable Channel dead time generator enable.
/// \param DTHInverte Channel Dead-Time PWMHx output Inverted.
/// \param DTLInverte Channel Dead-Time PWMHx output Inverted.
//------------------------------------------------------------------------------
void PWMC_ConfigureChannelExt(
unsigned char channel,
unsigned int prescaler,
unsigned int alignment,
unsigned int polarity,
unsigned int countEventSelect,
unsigned int DTEnable,
unsigned int DTHInverte,
unsigned int DTLInverte)
{
SANITY_CHECK(prescaler < AT91C_PWMC_CPRE_MCKB);
SANITY_CHECK((alignment & ~AT91C_PWMC_CALG) == 0);
SANITY_CHECK((polarity & ~AT91C_PWMC_CPOL) == 0);
SANITY_CHECK((countEventSelect & ~AT91C_PWMC_CES) == 0);
SANITY_CHECK((DTEnable & ~AT91C_PWMC_DTE) == 0);
SANITY_CHECK((DTHInverte & ~AT91C_PWMC_DTHI) == 0);
SANITY_CHECK((DTLInverte & ~AT91C_PWMC_DTLI) == 0);
// Disable channel (effective at the end of the current period)
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) != 0) {
AT91C_BASE_PWMC->PWMC_DIS = 1 << channel;
while ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) != 0);
}
// Configure channel
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CMR = prescaler | alignment | polarity |
countEventSelect | DTEnable | DTHInverte | DTLInverte;
}
//------------------------------------------------------------------------------
/// Configures PWM clocks A & B to run at the given frequencies. This function
/// finds the best MCK divisor and prescaler values automatically.
/// \param clka Desired clock A frequency (0 if not used).
/// \param clkb Desired clock B frequency (0 if not used).
/// \param mck Master clock frequency.
//------------------------------------------------------------------------------
void PWMC_ConfigureClocks(unsigned int clka, unsigned int clkb, unsigned int mck)
{
unsigned int mode = 0;
unsigned int result;
// Clock A
if (clka != 0) {
result = FindClockConfiguration(clka, mck);
ASSERT(result != 0, "-F- Could not generate the desired PWM frequency (%uHz)\n\r", clka);
mode |= result;
}
// Clock B
if (clkb != 0) {
result = FindClockConfiguration(clkb, mck);
ASSERT(result != 0, "-F- Could not generate the desired PWM frequency (%uHz)\n\r", clkb);
mode |= (result << 16);
}
// Configure clocks
TRACE_DEBUG("Setting PWMC_MR = 0x%08X\n\r", mode);
AT91C_BASE_PWMC->PWMC_MR = mode;
}
//------------------------------------------------------------------------------
/// Sets the period value used by a PWM channel. This function writes directly
/// to the CPRD register if the channel is disabled; otherwise, it uses the
/// update register CUPD.
/// \param channel Channel number.
/// \param period Period value.
//------------------------------------------------------------------------------
void PWMC_SetPeriod(unsigned char channel, unsigned short period)
{
// If channel is disabled, write to CPRD
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) == 0) {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CPRDR = period;
}
// Otherwise use update register
else {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CPRDUPDR = period;
}
}
//------------------------------------------------------------------------------
/// Sets the duty cycle used by a PWM channel. This function writes directly to
/// the CDTY register if the channel is disabled; otherwise it uses the
/// update register CUPD.
/// Note that the duty cycle must always be inferior or equal to the channel
/// period.
/// \param channel Channel number.
/// \param duty Duty cycle value.
//------------------------------------------------------------------------------
void PWMC_SetDutyCycle(unsigned char channel, unsigned short duty)
{
SANITY_CHECK(duty <= AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CPRDR);
// SAM7S errata
#if defined(at91sam7s16) || defined(at91sam7s161) || defined(at91sam7s32) \
|| defined(at91sam7s321) || defined(at91sam7s64) || defined(at91sam7s128) \
|| defined(at91sam7s256) || defined(at91sam7s512)
ASSERT(duty > 0, "-F- Duty cycle value 0 is not permitted on SAM7S chips.\n\r");
ASSERT((duty > 1) || (AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CMR & AT91C_PWMC_CALG),
"-F- Duty cycle value 1 is not permitted in left-aligned mode on SAM7S chips.\n\r");
#endif
// If channel is disabled, write to CDTY
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) == 0) {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CDTYR = duty;
}
// Otherwise use update register
else {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CDTYUPDR = duty;
}
}
//------------------------------------------------------------------------------
/// Sets the dead time used by a PWM channel. This function writes directly to
/// the DTR register if the channel is disabled; otherwise it uses the
/// update register DTUPDR.
/// Note that the dead time must always be inferior or equal to the channel
/// period.
/// \param channel Channel number.
/// \param timeH Dead time value for PWMHx output.
/// \param timeL Dead time value for PWMLx output.
//------------------------------------------------------------------------------
void PWMC_SetDeadTime(unsigned char channel, unsigned short timeH, unsigned short timeL)
{
SANITY_CHECK(timeH <= AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CPRDR);
SANITY_CHECK(timeL <= AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_CPRDR);
// If channel is disabled, write to DTR
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) == 0) {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_DTR = timeH | (timeL << 16);
}
// Otherwise use update register
else {
AT91C_BASE_PWMC->PWMC_CH[channel].PWMC_DTUPDR = timeH | (timeL << 16);
}
}
//------------------------------------------------------------------------------
/// Configures Syncronous channel with the given parameters.
/// Beware: At this time, the channels should be disabled.
/// \param channels Bitwise OR of Syncronous channels.
/// \param updateMode Syncronous channel update mode.
/// \param requestMode PDC transfer request mode.
/// \param requestComparisonSelect PDC transfer request comparison selection.
//------------------------------------------------------------------------------
void PWMC_ConfigureSyncChannel(
unsigned int channels,
unsigned int updateMode,
unsigned int requestMode,
unsigned int requestComparisonSelect)
{
AT91C_BASE_PWMC->PWMC_SYNC = channels | updateMode | requestMode
| requestComparisonSelect;
}
//------------------------------------------------------------------------------
/// Sets the update period of the synchronous channels.
/// This function writes directly to
/// the SCUP register if the channel #0 is disabled; otherwise it uses the
/// update register SCUPUPD.
/// \param period update period.
//------------------------------------------------------------------------------
void PWMC_SetSyncChannelUpdatePeriod(unsigned char period)
{
// If channel is disabled, write to SCUP
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << 0)) == 0) {
AT91C_BASE_PWMC->PWMC_SCUP = period;
}
// Otherwise use update register
else {
AT91C_BASE_PWMC->PWMC_SCUPUPD = period;
}
}
//------------------------------------------------------------------------------
/// Sets synchronous channels update unlock.
/// Note: If the UPDM field is set to 0, writing the UPDULOCK bit to 1
/// triggers the update of the period value, the duty-cycle and
/// the dead-time values of synchronous channels at the beginning
/// of the next PWM period. If the field UPDM is set to 1 or 2,
/// writing the UPDULOCK bit to 1 triggers only the update of
/// the period value and of the dead-time values of synchronous channels.
/// This bit is automatically reset when the update is done.
//------------------------------------------------------------------------------
void PWMC_SetSyncChannelUpdateUnlock(void)
{
AT91C_BASE_PWMC->PWMC_UPCR = AT91C_PWMC_UPDULOCK;
}
//------------------------------------------------------------------------------
/// Enables the given PWM channel. This does NOT enable the corresponding pin;
/// this must be done in the user code.
/// \param channel Channel number.
//------------------------------------------------------------------------------
void PWMC_EnableChannel(unsigned char channel)
{
AT91C_BASE_PWMC->PWMC_ENA = 1 << channel;
}
//------------------------------------------------------------------------------
/// Disables the given PWM channel.
/// Beware, channel will be effectively disabled at the end of the current period.
/// Application can check channel is disabled using the following wait loop:
/// while ((AT91C_BASE_PWMC->PWMC_SR & (1 << channel)) != 0);
/// \param channel Channel number.
//------------------------------------------------------------------------------
void PWMC_DisableChannel(unsigned char channel)
{
AT91C_BASE_PWMC->PWMC_DIS = 1 << channel;
}
//------------------------------------------------------------------------------
/// Enables the period interrupt for the given PWM channel.
/// \param channel Channel number.
//------------------------------------------------------------------------------
void PWMC_EnableChannelIt(unsigned char channel)
{
AT91C_BASE_PWMC->PWMC_IER1 = 1 << channel;
}
//------------------------------------------------------------------------------
/// Disables the period interrupt for the given PWM channel.
/// \param channel Channel number.
//------------------------------------------------------------------------------
void PWMC_DisableChannelIt(unsigned char channel)
{
AT91C_BASE_PWMC->PWMC_IDR1 = 1 << channel;
}
//-----------------------------------------------------------------------------
/// Enables the selected interrupts sources on a PWMC peripheral.
/// \param sources1 Bitwise OR of selected interrupt sources of PWMC_IER1.
/// \param sources2 Bitwise OR of selected interrupt sources of PWMC_IER2.
//-----------------------------------------------------------------------------
void PWMC_EnableIt(unsigned int sources1, unsigned int sources2)
{
AT91C_BASE_PWMC->PWMC_IER1 = sources1;
AT91C_BASE_PWMC->PWMC_IER2 = sources2;
}
//-----------------------------------------------------------------------------
/// Disables the selected interrupts sources on a PWMC peripheral.
/// \param sources1 Bitwise OR of selected interrupt sources of PWMC_IDR1.
/// \param sources2 Bitwise OR of selected interrupt sources of PWMC_IDR2.
//-----------------------------------------------------------------------------
void PWMC_DisableIt(unsigned int sources1, unsigned int sources2)
{
AT91C_BASE_PWMC->PWMC_IDR1 = sources1;
AT91C_BASE_PWMC->PWMC_IDR2 = sources2;
}
//------------------------------------------------------------------------------
/// Sends the contents of buffer through a PWMC peripheral, using the PDC to
/// take care of the transfer.
/// Note: Duty cycle of syncronous channels can update by PDC
/// when the field UPDM (Update Mode) in the PWM_SCM register is set to 2.
/// \param pwmc Pointer to an AT91S_PWMC instance.
/// \param buffer Data buffer to send.
/// \param length Length of the data buffer.
//------------------------------------------------------------------------------
unsigned char PWMC_WriteBuffer(AT91S_PWMC *pwmc,
void *buffer,
unsigned int length)
{
// Check if first bank is free
if (pwmc->PWMC_TCR == 0) {
pwmc->PWMC_TPR = (unsigned int) buffer;
pwmc->PWMC_TCR = length;
pwmc->PWMC_PTCR = AT91C_PDC_TXTEN;
return 1;
}
// Check if second bank is free
else if (pwmc->PWMC_TNCR == 0) {
pwmc->PWMC_TNPR = (unsigned int) buffer;
pwmc->PWMC_TNCR = length;
return 1;
}
// No free banks
return 0;
}
//-----------------------------------------------------------------------------
/// Set PWM output override value
/// \param value Bitwise OR of output override value.
//-----------------------------------------------------------------------------
void PWMC_SetOverrideValue(unsigned int value)
{
AT91C_BASE_PWMC->PWMC_OOV = value;
}
//-----------------------------------------------------------------------------
/// Enalbe override output.
/// \param value Bitwise OR of output selection.
/// \param sync 0: enable the output asyncronously, 1: enable it syncronously
//-----------------------------------------------------------------------------
void PWMC_EnableOverrideOutput(unsigned int value, unsigned int sync)
{
if (sync) {
AT91C_BASE_PWMC->PWMC_OSSUPD = value;
} else {
AT91C_BASE_PWMC->PWMC_OSS = value;
}
}
//-----------------------------------------------------------------------------
/// Disalbe override output.
/// \param value Bitwise OR of output selection.
/// \param sync 0: enable the output asyncronously, 1: enable it syncronously
//-----------------------------------------------------------------------------
void PWMC_DisableOverrideOutput(unsigned int value, unsigned int sync)
{
if (sync) {
AT91C_BASE_PWMC->PWMC_OSCUPD = value;
} else {
AT91C_BASE_PWMC->PWMC_OSC = value;
}
}
//-----------------------------------------------------------------------------
/// Set PWM fault mode.
/// \param mode Bitwise OR of fault mode.
//-----------------------------------------------------------------------------
void PWMC_SetFaultMode(unsigned int mode)
{
AT91C_BASE_PWMC->PWMC_FMR = mode;
}
//-----------------------------------------------------------------------------
/// PWM fault clear.
/// \param fault Bitwise OR of fault to clear.
//-----------------------------------------------------------------------------
void PWMC_FaultClear(unsigned int fault)
{
AT91C_BASE_PWMC->PWMC_FCR = fault;
}
//-----------------------------------------------------------------------------
/// Set PWM fault protection value.
/// \param value Bitwise OR of fault protection value.
//-----------------------------------------------------------------------------
void PWMC_SetFaultProtectionValue(unsigned int value)
{
AT91C_BASE_PWMC->PWMC_FPV = value;
}
//-----------------------------------------------------------------------------
/// Enable PWM fault protection.
/// \param value Bitwise OR of FPEx[y].
//-----------------------------------------------------------------------------
void PWMC_EnableFaultProtection(unsigned int value)
{
AT91C_BASE_PWMC->PWMC_FPER1 = value;
}
//-----------------------------------------------------------------------------
/// Configure comparison unit.
/// \param x comparison x index
/// \param value comparison x value.
/// \param mode comparison x mode
//-----------------------------------------------------------------------------
void PWMC_ConfigureComparisonUnit(unsigned int x, unsigned int value, unsigned int mode)
{
// If channel is disabled, write to CMPxM & CMPxV
if ((AT91C_BASE_PWMC->PWMC_SR & (1 << 0)) == 0) {
if (x == 0) {
AT91C_BASE_PWMC->PWMC_CMP0M = mode;
AT91C_BASE_PWMC->PWMC_CMP0V = value;
} else if (x == 1) {
AT91C_BASE_PWMC->PWMC_CMP1M = mode;
AT91C_BASE_PWMC->PWMC_CMP1V = value;
} else if (x == 2) {
AT91C_BASE_PWMC->PWMC_CMP2M = mode;
AT91C_BASE_PWMC->PWMC_CMP2V = value;
} else if (x == 3) {
AT91C_BASE_PWMC->PWMC_CMP3M = mode;
AT91C_BASE_PWMC->PWMC_CMP3V = value;
} else if (x == 4) {
AT91C_BASE_PWMC->PWMC_CMP4M = mode;
AT91C_BASE_PWMC->PWMC_CMP4V = value;
} else if (x == 5) {
AT91C_BASE_PWMC->PWMC_CMP5M = mode;
AT91C_BASE_PWMC->PWMC_CMP5V = value;
} else if (x == 6) {
AT91C_BASE_PWMC->PWMC_CMP6M = mode;
AT91C_BASE_PWMC->PWMC_CMP6V = value;
} else if (x == 7) {
AT91C_BASE_PWMC->PWMC_CMP7M = mode;
AT91C_BASE_PWMC->PWMC_CMP7V = value;
}
}
// Otherwise use update register
else {
if (x == 0) {
AT91C_BASE_PWMC->PWMC_CMP0MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP0VUPD = value;
} else if (x == 1) {
AT91C_BASE_PWMC->PWMC_CMP1MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP1VUPD = value;
} else if (x == 2) {
AT91C_BASE_PWMC->PWMC_CMP2MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP2VUPD = value;
} else if (x == 3) {
AT91C_BASE_PWMC->PWMC_CMP3MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP3VUPD = value;
} else if (x == 4) {
AT91C_BASE_PWMC->PWMC_CMP4MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP4VUPD = value;
} else if (x == 5) {
AT91C_BASE_PWMC->PWMC_CMP5MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP5VUPD = value;
} else if (x == 6) {
AT91C_BASE_PWMC->PWMC_CMP6MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP6VUPD = value;
} else if (x == 7) {
AT91C_BASE_PWMC->PWMC_CMP7MUPD = mode;
AT91C_BASE_PWMC->PWMC_CMP7VUPD = value;
}
}
}
//-----------------------------------------------------------------------------
/// Configure event line mode.
/// \param x Line x
/// \param mode Bitwise OR of line mode selection
//-----------------------------------------------------------------------------
void PWMC_ConfigureEventLineMode(unsigned int x, unsigned int mode)
{
if (x == 0) {
AT91C_BASE_PWMC->PWMC_EL0MR = mode;
} else if (x == 1) {
AT91C_BASE_PWMC->PWMC_EL1MR = mode;
} else if (x == 2) {
AT91C_BASE_PWMC->PWMC_EL2MR = mode;
} else if (x == 3) {
AT91C_BASE_PWMC->PWMC_EL3MR = mode;
} else if (x == 4) {
AT91C_BASE_PWMC->PWMC_EL4MR = mode;
} else if (x == 5) {
AT91C_BASE_PWMC->PWMC_EL5MR = mode;
} else if (x == 6) {
AT91C_BASE_PWMC->PWMC_EL6MR = mode;
} else if (x == 7) {
AT91C_BASE_PWMC->PWMC_EL7MR = mode;
}
}
|