summaryrefslogtreecommitdiff
path: root/resources/gdb/at91sam9rl-ek-sram.gdb
blob: bb9d6671a7805cbba6fb418ee03c83a243f2b9cd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
# MCK initialization script for the AT91SAM9RL
#------------------------------------------------

echo Configuring the master clock...\n
# Enable main oscillator
set *0xFFFFFC20 = 0x00004001
while ((*0xFFFFFC68 & 0x1) == 0)
end

# Set PLL to 200MHz
set *0xFFFFFC28 = 0x0031BF03
while ((*0xFFFFFC68 & 0x2) == 0)
end

# Select prescaler
set *0xFFFFFC30 = 0x00000100
while ((*0xFFFFFC68 & 0x8) == 0)
end

# Select master clock
set *0xFFFFFC30 = 0x00000102
while ((*0xFFFFFC68 & 0x8) == 0)
end

echo Master clock ok.\n
personal git repositories of Harald Welte. Your mileage may vary